default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDJournal of Circuits, Systems, and Computers, Volume 24
Volume 24, Number 1, January 2015
- Nukala Suryanarayana Murthy, Mummaneni Kavicharan
:
A Survey on FDTD-Based Interconnect Modeling. 1530001:1-1530001:32
- Sarang Kazeminia, Sobhan Sofimowloodi, Khayrollah Hadidi:
A 80-MHz-to-410-MHz 16-Phases DLL Based on Improved Dead-Zone Open-Loop Phase Detector and Reduced-Gain Charge Pump. 1550001:1-1550001:18 - Mina Amiri, Adib Abrishamifar:
A High-Linear CMOS Down Conversion Mixer Using Adjusting the Second and Third-Order Harmonic in Transconductance Stage. 1550002:1-1550002:11 - Qurratul-Ain Minhas, Hasan Mahmood:
Cost-Based Stackelberg Potential Game for Cognitive Radio Ad Hoc Network. 1550003:1-1550003:13 - Naveed Imran, Rizwan A. Ashraf, Jooheung Lee, Ronald F. DeMara:
Activity-Based Resource Allocation for Motion Estimation Engines. 1550004:1-1550004:32 - Fabian Khateb, Montree Kumngern, Spyridon Vlassis, Costas Psychalinos, Tomasz Kulej:
Sub-Volt Fully Balanced Differential Difference Amplifier. 1550005:1-1550005:18 - Majid Haghparast, Soghra Shoaei:
Design of a New Parity Preserving Reversible Full Adder. 1550006:1-1550006:11 - Ramin Rajaei, Mahmoud Tabandeh, Mahdi Fazeli:
Single Event Multiple Upset (SEMU) Tolerant Latch Designs in Presence of Process and Temperature Variations. 1550007:1-1550007:30 - Hassen Mestiri, Younes Lahbib, Mohsen Machhout, Rached Tourki:
An AOP-Based Fault Injection Environment for Cryptographic SystemC Designs. 1550008:1-1550008:22 - Xiaodao Chen, Shiyan Hu:
Distributed Generation Placement for Power Distribution Networks. 1550009:1-1550009:23 - Jack Ou, Pietro M. Ferreira:
A Unified Explanation of gm/ID-Based Noise Analysis. 1550010:1-1550010:13 - Wenbin Ye:
Multiplierless Multiple-Stage Cascaded FIR Filter Design. 1550011:1-1550011:7 - Shan Luo, Xiumei Li, Shenghong Li, Guoan Bi:
Adaptive Interference Suppression Based on Lv Distribution for DSSS Communications. 1550012:1-1550012:27 - Yao Wang, Haibo Wang, Guangjun Wen:
Design Techniques for Ultra-Low Voltage Comparator Circuits. 1550013:1-1550013:22 - Srinivasan Ashok Kumar, T. Shanmuganantham:
Implantable CPW Fed Circular Slot Antennas at 2.45 GHz ISM Band for Biomedical Applications. 1550014:1-1550014:12 - Gaoming Feng, Xingguo Tan:
Absolute Stability of a Class of Singular Nonlinear Systems with Set-Valued Mappings. 1550015:1-1550015:21 - Shiva Taghipour Eivazi, Mehdi Hosseinzadeh, Ahmad Habibizad Navin:
Efficient RNS Converter via Two-Part RNS. 1550016:1-1550016:12
Volume 24, Number 2, February 2015
- Md. Shahjahan:
Preface. 1502001:1-1502001:1 - Md. Shahidul Islam, Hideo Koguchi:
Investigation of Order of Singularity in 3D Transversely Isotropic Piezoelectric Bimaterial Joints by FEM. 1540001:1-1540001:21 - Md. Sherajul Islam, Md. Tawabur Rahaman, Ashraful Ghani Bhuiyan, Akihiro Hashimoto:
Numerical Analysis on Phonon Localization of Vacancy Type Disordered Graphene. 1540002:1-1540002:16 - Mohammed Moshiul Hoque, Quazi Delwar Hossian, Kaushik Deb, Dipankar Das, Yoshinori Kobayashi, Yoshinori Kuno:
An Empirical Robotic Framework for Initiating Interaction with the Target Human in Multiparty Settings. 1540003:1-1540003:25 - Shahriar Mahmud Kabir, Mohammed Imamul Hassan Bhuiyan:
Modeling of Log-Transformed Speckle Noise in the Contourlet Transform Domain for Medical Ultrasound Images. 1540004:1-1540004:35 - Monira Islam, Tazrin Ahmed, Md. Salah Uddin Yusuf, Mohiuddin Ahmad:
Cognitive State Estimation by Effective Feature Extraction and Proper Channel Selection of EEG Signal. 1540005:1-1540005:24 - Md. Rabiul Awal, M. M. Hafizur Rahman, Rizal Bin Mohd. Nor, Tengku Mohd Tengku Sembok, M. A. H. Akhand:
Architecture and Network-on-Chip Implementation of a New Hierarchical Interconnection Network. 1540006:1-1540006:21 - Manodipan Sahoo, Hafizur Rahaman:
Modeling of Crosstalk Induced Effects in Copper-Based Nanointerconnects: An ABCD Parameter Matrix-Based Approach. 1540007:1-1540007:22
- M. S. Vasanthi, T. Rama Rao, M. Arun Prasad:
Radio Frequency Transceiver Architecture Energy Efficiency Analysis for Wireless Sensor Communications. 1550017:1-1550017:20 - Tingting Lu, Shuai Wang, Hao Zhang, Lingwei Xu, T. Aaron Gulliver:
Design of Bulk Acoustic Wave Filters for Beidou Receiver. 1550018:1-1550018:9 - Osama Daifallah Al-Khaleel, Zakaria Al-Qudah, Mohammad Al-Khaleel, Raed Bani-Hani, Christos A. Papachristou, Francis G. Wolff:
Efficient Hardware Implementations of Binary-to-BCD Conversion Schemes for Decimal Multiplication. 1550019:1-1550019:21 - Yu Pang, Yafeng Yan, Jinzhao Lin, Guoquan Li, Huawei Huang, Lei Shi, Katarzyna Radecka:
ICAT: Engine to Perform Range Analysis and Allocate Bit-Widths for Arithmetic Datapaths. 1550020:1-1550020:28 - Veli Türkmenoglu, Mustafa Aktas, Serkan Karatas, Halil Ibrahim Okumus:
Soft Set-Based Switching Faults Decision Making in DTC Induction Motor Drives. 1550021:1-1550021:14 - Fanyang Li, Hao Jiang:
A High-PSRR Low Dropout Regulator for LNB Using the First-Stage Reference-Included Coarse-Filtering Technique. 1550022:1-1550022:14 - A. A. Zaidan, H. Abdul Karim, N. N. Ahmad, B. B. Zaidan, Miss Laiha Mat Kiah:
Robust Pornography Classification Solving the Image Size Variation Problem Based on Multi-Agent Learning. 1550023:1-1550023:37 - Sachin Tiwari, Sushma Gupta, Shailendra Jain, Bhim Singh:
Soft Computing Techniques for Static Series Voltage Regulator of Self Excited Induction Generator. 1550025:1-1550025:26 - Chang-Kun Yao, Yun-Ching Tang, Hongchin Lin:
Energy-Efficient and Area-Efficient QC-LDPC with RS Decoders Using 2M-LMSA. 1550026:1-1550026:15
Volume 24, Number 3, March 2015
- Mohammed Aqeeli, Abdullah Alburaikan, Cahyo Muvianto, Xianjun Huang, Zhirun Hu:
A Wideband Gain Linearized Microwave Voltage Controlled Oscillator with Low Phase Noise Variation in Nanometer CMOS Technology. 1550024:1-1550024:14 - Mohammad R. Alshayeb, Muhammad E. S. Elrabaa, Ayman Hroub, Amran Al-Aghbari, Aiman H. El-Maleh, Abdelhafid Bouhraoua:
Towards a Test Definition Language for Integrated Circuits. 1550027:1-1550027:19 - Jiangtao Xu, Mengxing Zhang, Shi Yan, Suying Yao:
A Method to Solve the Side Effects of Dual-Line Timed Address Event Vision System. 1550028:1-1550028:21 - Linghao Li, Zhibiao Shao:
The Calculation and Anticipation Unit for Floating-Point Addition. 1550029:1-1550029:14 - P. Dong, Ka Wai Eric Cheng, D. H. Wang:
Indirect Adaptive and Interconnection and Damping Assignment Passivity-Based Controller for Constant Power Control in Steady-State of Automotive HID Headlight Electronic Ballast. 1550030:1-1550030:23 - Dominik Strzalka:
Long-Range Dependencies and Statistical Self-Similarity in Computer Memory System. 1550031:1-1550031:13 - Siwan Dong, Minjie Liu, Zhangming Zhu, Yintang Yang:
A High Linear CMOS Body Effect Compensation Bootstrapped Switch. 1550032:1-1550032:12 - Zong-Chang Yang:
A Residue Calculus of Isolated Singular Zero Point and Its Application in Z Transform. 1550033:1-1550033:15 - Kan Liu, Lenian He, Jianping Qiu:
A Digital Controller Based on Primary Side Regulation with Improved Accuracy for LED Application. 1550034:1-1550034:16 - Kasturi Ghosh, Baidya Nath Ray:
CCII-Based Nth-Order Mixed Mode Elliptic Filter with Grounded R and C. 1550035:1-1550035:17 - Zhengfei Hu, Li Zhang, Mindi Huang:
A 2.9 mm2 Highly Integrated Low Noise GPS Receiver in 0.18-μm CMOS Technology. 1550036:1-1550036:18 - Noura Ben Ameur, Nouri Masmoudi, Mourad Loulou:
FPGA-Based Design Δ-Σ Audio D/A Converter with a Resolution Clock Generator Enhancement Circuit. 1550037:1-1550037:15 - Mohammed Alansi, Ibrahim Elshafiey, Abdulhameed M. Al-Sanie, Md Anowar Hossain:
Multi-User Detection for Radar and Communication Multifunction System. 1550038:1-1550038:22 - Grace Zgheib, Iyad Ouaiss:
Enhanced Technology Mapping for FPGAs with Exploration of Cell Configurations. 1550039:1-1550039:19 - V. Vinod Kumar, Meenakshi Murugappan:
Tunable Low Power UWB Transmitter for WBAN Application. 1550040:1-1550040:14 - Muhammad Mazhar Abbas, Muhammad Zia, Khalid Saleem, Nazar Abbas Saqib, Hasan Mahmood:
Energy Harvesting and Management in Wireless Networks for Perpetual Operations. 1550041:1-1550041:15 - Dariusz Kania:
Logic Decomposition for PAL-Based CPLDs. 1550042:1-1550042:27 - Chen Yang, Leibo Liu, Yansheng Wang, Shouyi Yin, Peng Cao, Shaojun Wei:
Configuration Approaches to Enhance Computing Efficiency of Coarse-Grained Reconfigurable Array. 1550043:1-1550043:21
Volume 24, Number 4, April 2015
- Lin Liu, Xin Yang, Han Huang, Shiyan Hu:
Smart Home Scheduling for Cost Reduction and Its Implementation on FPGA. 1550044:1-1550044:15 - L. B. Wang, C. X. Mao, Dan Wang, J. M. Lu, J. F. Zhang, X. Chen:
Extended Unbalanced Operation of Induction Motor Driven System Based on a Single-Phase Electronic Power Transformer. 1550045:1-1550045:18 - Hong-Chan Chang, Shang-Chih Lin, Cheng-Chien Kuo, Chao-Lung Chiang:
Using Hybrid Particle Swarm Optimization Based on the Generating Capacity Adjustment Mechanism to Solve Economic Dispatch Problems of Cogeneration Systems. 1550046:1-1550046:21 - Firat Yücel, Erkan Yüce:
A New CCII Based Voltage-Mode Multifunctional Filter with Reduced Number of Active and Passive Elements. 1550047:1-1550047:11 - Amir Fathi, Abdollah Khoei, Khayrollah Hadidi:
High Speed Min/Max Architecture Based on a Novel Comparator in 0.18-μm CMOS Process. 1550048:1-1550048:17 - Nayereh Hosseininia, Soudabeh Boroumand, Majid Haghparast:
Novel Nanometric Reversible Low Power Bidirectional Universal Logarithmic Barrel Shifter with Overflow and Zero Flags. 1550049:1-1550049:14 - Djordje Stojic, Slavko Veinovic, Milan Milinkovic, Dusan Joksimovic, Nemanja Milojcic:
Voltage Controller for a Synchronous Generator with Exciter. 1550050:1-1550050:17 - Yintang Yang, Yingbo Zhao, Gang Dong:
A Multi-Output on-Chip Switched-Capacitor DC-DC Converter with Unequal Flying Capacitors for Different Power Modes. 1550051:1-1550051:18 - Ilias Chlis, Domenico Pepe, Domenico Zito:
Analysis of Phase Noise in 28 nm CMOS LC Oscillator Differential Topologies: Armstrong, Colpitts, Hartley and Common-Source Cross-Coupled Pair. 1550052:1-1550052:18 - Lobna I'Msaddak, Dalenda Ben Issa, Abdennaceur Kachouri, Mounir Samet, Hekmet Samet:
Infrared Oscillators in Conventional Carbon Nanotube FET Technology. 1550053:1-1550053:18 - Jiangtao Xu, Jing Yu, Fujun Huang, Kaiming Nie:
A 10-Bit Column-Parallel Single Slope ADC Based on Two-Step TDC with Error Calibration for CMOS Image Sensors. 1550054:1-1550054:16 - Amin Jarrah, Mohsin M. Jamali:
Reconfigurable FPGA/GPU-Based Architecture of Block Compressive Sampling Matching Pursuit Algorithm. 1550055:1-1550055:23 - Mohammad Shokouhifar, Ali Jalali:
Automatic Simplified Symbolic Analysis of Analog Circuits Using Modified Nodal Analysis and Genetic Algorithm. 1550056:1-1550056:20 - Meysam Akbari, Omid Hashemipour:
High Gain and High CMRR Two-Stage Folded Cascode OTA with Nested Miller Compensation. 1550057:1-1550057:13 - Tohid Moradi Khaneshan, Mojde Nematzade, Khayrollah Hadidi, Abdollah Khoei:
Analysis and Design of a Precise Voltage Buffer. 1550058:1-1550058:26 - Gajanan R. Patil, Vishwanath K. Kokate:
Joint Channel Estimation and Data Detection for STBC MIMO-OFDM Wireless Communication System. 1550059:1-1550059:13 - B. Siva Kumar Reddy, Boppana Lakshmi:
Minimizing PAPR and Synchronization Errors in OFDM for WiMAX Using Software Defined Radio. 1550060:1-1550060:23
Volume 24, Number 5, June 2015
- Cheng Huang, Zixuan Wang, Chao Chen, Jianhui Wu:
A Review of LC-Based Digitally Controlled Oscillator with High Frequency Resolution. 1530002:1-1530002:19
- Mateus de Paula Marques, Taufik Abrão:
Subcarrier and Power Allocation Algorithm for Spectral Efficiency Maximization in Superposition Coding OFDMA Systems. 1550061:1-1550061:14 - Linas Svilainis, Vytautas Dumbrava, Andrius Chaziachmetovas:
Investigation of the Half Bridge and Transformer Push-Pull Pulser Topologies for Ultrasonic Transducer Excitation. 1550062:1-1550062:13 - Saeed Rasouli Heikalabad, Ahmad Habibizad Navin, Mehdi Hosseinzadeh, Telli Oladghaffari:
Midpoint Memory: A Special Memory Structure for Data-Oriented Models Implementation. 1550063:1-1550063:14 - Vuk Vranjkovic, Rastislav J. R. Struharik, Ladislav A. Novak:
Reconfigurable Hardware for Machine Learning Applications. 1550064:1-1550064:35 - Yani Li, Yintang Yang, Zhangming Zhu, Chaolin Zhang:
Feed-Forward Slope Compensated PFC for Chaos Control. 1550065:1-1550065:16 - P. Karuppusamy, A. M. Natarajan, Vijeyakumar Krishnasamy Natarajan:
An Adaptive Neuro-Fuzzy Model to Multilevel Inverter for Grid Connected Photovoltaic System. 1550066:1-1550066:22 - Huseyin Kusetogullari, Md. Haidar Sharif, Mark S. Leeson, Turgay Çelik:
A Reduced Uncertainty-Based Hybrid Evolutionary Algorithm for Solving Dynamic Shortest-Path Routing Problem. 1550067:1-1550067:42 - Deepa Yagain, Sivanag Balla, A. Vijaya Krishna:
Efficient Audio Filter Using Folded Pipelining Architecture Based on Retiming Using Evolutionary Computation. 1550068:1-1550068:32 - Qiang Wu, Yongyuan Li, Wei Guo, Zhangming Zhu:
A Low Standby Power Primary-Side Regulated Flyback Controller with Fast Dynamic Response. 1550069:1-1550069:17 - Zheng Yang, Jingmin Wang, Yani Li, Yintang Yang:
A 20-mV Input DC/DC Converter for Energy Harvesting Applications. 1550070:1-1550070:12 - Farzan Rezaei, Seyed Javad Azhari:
Analysis and Design Procedure of a Novel Low Power Highly Linear Operational Transconductance Amplifier. 1550071:1-1550071:26 - Taiqiang Cao, Fang You, Fei Zhang, Ping Yang, Qian Luo, Jun Wang:
DSP-Based Control of Tri-State Boost PFC Converter with High Input Power Factor for Wide Range of Load Variations. 1550072:1-1550072:19 - Vikas Mahor, Manisha Pattanaik:
Low Leakage and Highly Noise Immune FinFET-Based Wide Fan-In Dynamic Logic Design. 1550073:1-1550073:20 - Ali El-Moursy, Wael S. Afifi, Fadi N. Sibai, Salwa M. Nassar:
Parallel PPI Prediction Performance Study on HPC Platforms. 1550074:1-1550074:28 - Bhartendu Chaturvedi, Sudhanshu Maheshwari:
Single Active Element Based Cascadable Band-Pass Filters for Low-Q Applications. 1550075:1-1550075:18 - Diego Pinto Dos Santos, Candice Müller, Fábio D'Agostini, Maria Cristina Felippetto de Castro, Fernando Comparsi de Castro:
Symbol Synchronization for OFDM Receivers with FFT Transport Delay Compensation. 1550076:1-1550076:26
Volume 24, Number 6, July 2015
- Borisav Jovanovic, Milunka Damnjanovic, Predrag M. Petkovic, Vanco B. Litovski:
Standard Cell-Based Low Power Embedded Controller Design. 1550077:1-1550077:19 - Seid Jafar Hosseinipouya, Farhad Dastadast:
Design of a New Low Power Fully Differential Amplifier with Settling Time Enhancement Characteristics. 1550078:1-1550078:17 - Tiefei Zhang, Jixiang Zhu, Jun Fu, Tianzhou Chen:
CWC: A Companion Write Cache for Energy-Aware Multi-Level Spin-Transfer Torque RAM Cache Design. 1550079:1-1550079:16 - Sudhanshu Maheshwari, Deepak Agrawal:
High Performance Voltage-Mode Tunable All-Pass Section. 1550080:1-1550080:12 - Yupeng Yuan, Kai Wang, Xinping Yan:
An Analysis and Design of the Structural Controllability of Active Networks Over F(z). 1550081:1-1550081:16 - Umair F. Siddiqi, Sadiq M. Sait, Yoichi Shiraishi:
A Game Theory-Based Heuristic for the Two-Dimensional VLSI Global Routing Problem. 1550082:1-1550082:19 - Dahua Zhang, Wei Li, Tao Du:
A Multilevel Pseudo-Boolean Satisfiability-Based Approach for Segmented Channel Routing. 1550083:1-1550083:19 - Haiying Yuan, Jiaping Mei, Xun Sun, K. T. Cheng, Kun Guo:
A Power Efficient Test Data Compression Method on Count Compatible PRL Coding. 1550084:1-1550084:17 - Firat Yücel, Erkan Yüce:
A New Voltage-Mode Multifunctional Filter Using Only Two Voltage Followers and a Minimum Number of Passive Elements. 1550085:1-1550085:16 - Masoud Nazari, Leila Sharifi, Meysam Akbari, Omid Hashemipour:
Design of a 10-Bit High Performance Current-Steering DAC with a Novel Nested Decoder Based on Domino Logic. 1550086:1-1550086:23 - Hao Zhang, Diyi Chen, Bei-Bei Xu, Rui Zhou:
Controllability of Fractional-Order Directed Complex Networks, with Self Loop and Double Edge Structure. 1550087:1-1550087:13 - Zvi Vainer, Boris Epshtein, Saad Tapuchi, Yoram Horen, Pavel Strajnikov, Moshe Averbukh, Alon Kuperman:
Synchronous Motor Pull-in Process Analysis. 1550088:1-1550088:13 - Yin Zhou, Xiaobo Wu, Peng Sun, Menglian Zhao:
A 3.6 μW 60 nV/sqrtHz Capacitively-Coupled Instrumentation Amplifier for Biopotential Signal Recordings. 1550089:1-1550089:18 - Yang-Guo Li, Mohammad Rafiqul Haider, Yehia Massoud:
A Low-Noise Biopotential Amplifier with an Optimized Noise Efficiency Factor. 1550090:1-1550090:11 - Ming-Cui Li, Ri-Gui Zhou:
Novel Synthesis Methodology for Fault Tolerant Reversible Circuits by Bounded Model Checking for Linear Temporal Logic. 1550091:1-1550091:22 - Biljana P. Stosic, Vlastimir D. Pavlovic:
Using Cascaded Non-Identical CIC Sections to Improve Insertion Loss. 1550092:1-1550092:19 - Dengquan Li, Liang Zhang, Zhangming Zhu, Yintang Yang:
An 8-Bit 0.333-2 GS/s Configurable Time-Interleaved SAR ADC in 65-nm CMOS. 1550093:1-1550093:14
Volume 24, Number 7, August 2015
- Ji-Zhong Shen, Liang Geng, Xue-Xiang Wu:
Low Power Pulse-Triggered Flip-Flop Based on Clock Triggering Edge Control Technique. 1550094:1-1550094:12 - Jamshid Sangirov, Ikechi Augustine Ukaegbu, Nga T. H. Nguyen, Tae-Woo Lee, Mu Hee Cho, Hyo-Hoon Park:
Power Saving Rx Design for Optical Modules. 1550095:1-1550095:17 - Rudolfo Runcos, Igor Gavriloff, Carlos Marcelo Pedroso, Evelio Martín García Fernández, Eduardo Parente Ribeiro:
Delay-Centric Handover Issues in Voice Transmissions with Multihomed SCTP. 1550096:1-1550096:22 - Nejmeddine Sifi, Oualid Touayar:
Evaluation of an Electrical Equivalent Model Using Measurements and an Optimization Algorithm - Application to a Pyroelectric Sensor. 1550097:1-1550097:22 - E. Morad, Seyed Zeinolabedin Moussavi, M. Alasvandi, E. Rasouli:
A Low Voltage, Low Power and Highly Linear CMOS Down-Conversion Gilbert Cell Mixer Using MGTR Method. 1550098:1-1550098:9 - Jigang Wu, Xiaogang Han:
Tight Upper Bound for Accelerating Reconfiguration of VLSI Arrays. 1550099:1-1550099:10 - Rui Ma, Zhangming Zhu, Maliang Liu, Ping Gan, Yintang Yang:
Analog-Based CMOS Duty Cycle Corrector with 50-800 MHz Operating Range. 1550100:1-1550100:15 - Raouf Senhadji-Navarro, Ignacio Garcia-Vargas:
High-Speed and Area-Efficient Reconfigurable Multiplexer Bank for RAM-Based Finite State Machine Implementations. 1550101:1-1550101:15 - P. M. Dhanasekaran, R. Balamurugan, P. Veena, R. Nithya:
New Single Phase Bridgeless CUK Converter Topology for Power Factor Enhancement Based on Fuzzy Logic Control. 1550102:1-1550102:15 - Mohammad Soleimani, Siroos Toofan, Mostafa Yargholi:
High-Swing, High-Resolution, Low-Power, Low-Area Voltage-Mode LTA/WTA Circuits. 1550103:1-1550103:15 - Sarang Kazeminia, Khayrollah Hadidi, Abdollah Khoei:
A Wide-Range Low-Jitter PLL Based on Fast-Response VCO and Simplified Straightforward Methodology of Loop Stabilization in Integer-N PLLs. 1550104:1-1550104:24 - Tyler Johnson, Daniel Roggow, Phillip H. Jones, Joseph Zambreno:
An FPGA Architecture for the Recovery of WPA/WPA2 Keys. 1550105:1-1550105:26 - Yuhua Liang, Zhangming Zhu:
A Gain-Tunable Output Buffer for Audio-DAC with Common-Mode Output Independent of Gain Variation. 1550106:1-1550106:16 - Carlos Eduardo Capovilla, Ivan Roberto Santana Casella, Alfeu J. Sguarezi Filho, H. X. Araujo:
Proposal of an RF CMOS Integrated Circuit Topology for Spatial Multiplexing of Local Elements (SMILE). 1550107:1-1550107:10 - Cihun-Siyong Alex Gong, Long-Xi Chang:
A Wide-Range Charge Controller for Solar Sensor. 1550108:1-1550108:9 - Meilin Wan, Zhenzhen Zhang, Wang Liao, Kui Dai, Xuecheng Zou:
A 2/3 Dual-Modulus Prescaler Using Complementary Clocking NMOS-Like Blocks. 1550109:1-1550109:23 - Igor Lemberski:
Literal Decomposition for LUT-Oriented Asynchronous Dual-Rail Logic Synthesis. 1550110:1-1550110:11
Volume 24, Number 8, September 2015
- Chunlin Li, Layuan Li:
Hierarchical Scheduling Optimization Scheme in Hybrid Cloud Computing Environments. 1550111:1-1550111:19 - Hatem M. El-Boghdadi:
Constant Time Algorithm for Computing a Collision-Free Path on R-Mesh with Path Quality Analysis. 1550112:1-1550112:20 - Sololia Gudeta Ayele, Rize Jin, Se Jin Kwon, Muhammad Attique, Tae-Sung Chung:
Efficient FTL-Aware Data Categorization and Identification Scheme for Flash Memory. 1550113:1-1550113:22 - Mostafa I. Soliman, Elsayed A. Elsayed:
Simultaneous Multithreaded Matrix Processor. 1550114:1-1550114:22 - Seyed Mohammad Hossein Shekarian, Morteza Saheb Zamani:
A Trust-Driven Placement Approach: A New Perspective on Design for Hardware Trust. 1550115:1-1550115:30 - Manjeet Kumar, Tarun Kumar Rawat:
Design of a Variable Fractional Delay Filter Using Comprehensive Least Square Method Encompassing All Delay Values. 1550116:1-1550116:13 - S. Balaji, R. Santhakumar, Partha Sharathi Mallick:
Enhancing Coverage and Rate of Cell Edge User in Multi-Antenna Poisson Voronoi Cells. 1550117:1-1550117:30 - Yunliang Chen, Fangyuan Li, Bo Du, Junqing Fan, Ze Deng:
A Quantitative Analysis on Semantic Relations of Data Blocks in Storage Systems. 1550118:1-1550118:13 - Rabin Raut, G. Gibson:
A Technique to Determine the Designable Inductance Value(s) in Wide-Band CMOS-Amplifier System Employing Shunt-Peaking. 1550119:1-1550119:24 - Chandra Shekhar, Shirshu Varma, M. Radhakrishna:
A Passive Wake-Up Circuit for Event Driven Wireless Sensor Network Applications. 1550120:1-1550120:15 - Fuyou Fan, Guowu Yang, Gang Yang, William N. N. Hung:
A Synthesis Method of Quantum Reversible Logic Circuit Based on Elementary Qutrit Quantum Logic Gates. 1550121:1-1550121:21 - P. Saravanan, P. Kalpana:
Performance Analysis of Reversible Finite Field Arithmetic Architectures Over GF(p) and GF(2m) in Elliptic Curve Cryptography. 1550122:1-1550122:28 - Zong-Chang Yang:
Electric Load Movement Forecasting Based on the DFT Interpolation with Periodic Extension. 1550123:1-1550123:19 - Majid Moghaddam, Mohammad Hossein Moaiyeri, Mohammad Eshghi, Ali Jalali:
A Low-Power Multiplier Using an Efficient Single-Supply Voltage Level Converter. 1550124:1-1550124:15 - Sergio Saponara:
Integrated Bandgap Voltage Reference for High Voltage Vehicle Applications. 1550125:1-1550125:17 - Pradip Kumar Sahu, Kanchan Manna, Tapan Shah, Santanu Chattopadhyay:
A Constructive Heuristic for Application Mapping onto Mesh Based Network-on-Chip. 1550126:1-1550126:29 - Huan-Zhu Wang, Jia-Lin Li, Jian-Peng Wang, Wei Shao, Xue-Song Yang:
Stub-Loaded Wilkinson Power Divider with Performance Enhancement. 1550127:1-1550127:12
Volume 24, Number 9, October 2015
- Bo-Kyeong Kim, Sang-Won Lee, Dong-Ho Lee:
h-Hash: A Hash Index Structure for Flash-Based Solid State Drives. 1550128:1-1550128:32 - Marwa Ben Slimene, Mohamed Arbi Khlifi, Mouldi Ben Fredj, Habib Rehaoulia:
Analysis of Saturated Self-Excited Dual Stator Induction Generator for Wind Energy Generation. 1550129:1-1550129:17 - Yavar Safaei Mehrabani, Mohammad Eshghi:
High-Speed, High-Frequency and Low-PDP, CNFET Full Adder Cells. 1550130:1-1550130:24 - Moulay Rachid Douiri, Ouissam Belghazi, Mohamed Cherkaoui:
Recurrent Self-Tuning Neuro-Fuzzy for Speed Induction Motor Drive. 1550131:1-1550131:16 - Li-Ye Cheng, Xin-Quan Lai:
A Stable Mode-Selectable Oscillator with Variable Duty Cycle and High-Efficiency. 1550132:1-1550132:19 - Fábio Renan Durand, Taufik Abrão:
Energy Efficiency Analysis in Adaptive FEC-Based Lightpath Elastic Optical Networks. 1550133:1-1550133:22 - Seied Zaniar Hoseini, Johar Abdekhoda, Kye-Shin Lee:
An Ultra Low Voltage Low Power Self Biased Latched Comparator with Wide Input Common Mode Range for Biomedical Applications. 1550134:1-1550134:16 - Mahdi Rezvanyvardom, Ebrahim Farshidi:
A New Triple-Slope Pipelined Time to Digital Converter by Stretching of Time. 1550135:1-1550135:18 - Hongtao Li, Chunbiao Li, Zeshi Yuan, Wen Hu, Xiaochen Zhen:
A New Class of Chaotic Circuit with Logic Elements. 1550136:1-1550136:12 - Xiaofeng Zhou, Lu Liu, Zhangming Zhu, Duan Zhou:
A Routing Aggregation for Load Balancing Network-on-Chip. 1550137:1-1550137:15 - Tae-Sun Chung, Dong-Joo Park, Jongik Kim:
An Efficient Flash Translation Layer for Large Block NAND Flash Devices. 1550138:1-1550138:22 - Debashis Saikia, Diganta Kumar Sarma, P. K. Boruah, Utpal Sarma:
An ANN Model to Estimate the Impact of Tea Process Parameters on Tea Quality. 1550139:1-1550139:12 - Omar Kermia:
Timing Analysis of TTEthernet Traffic. 1550140:1-1550140:24 - Erulappan Sakthivel, Veluchamy Malathi, Muruganantham Arunraja:
A New Simulator Based on Multi Core Processor with Improved Sense Amplifier. 1550141:1-1550141:18 - Rui Zhou, Diyi Chen, Herbert H. C. Iu:
Fractional-Order 2 × n RLC Circuit Network. 1550142:1-1550142:25 - Hung-Chun Chien:
Dual-Mode Controlled Pulse Width Monostable Multivibrator Using DVCCs. 1550143:1-1550143:18 - Ludovico Minati:
Experimental Implementation of Networked Chaotic Oscillators Based on Cross-Coupled Inverter Rings in a CMOS Integrated Circuit. 1550144:1-1550144:25
Volume 24, Number 10, December 2015
- Manoj Kumar Majumder, Pankaj Kumar Das, Vobulapuram Ramesh Kumar, Brajesh Kumar Kaushik:
Crosstalk Induced Delay Analysis of Randomly Distributed Mixed CNT Bundle Interconnect. 1550145:1-1550145:15 - Ke Liu, Guangkun Guo, Yindong Xiao, Shulin Tian:
Analysis of Phase Truncation Error Based on Multi-Path Pseudo-Interleaved Direct Digital Frequency Synthesis. 1550146:1-1550146:20 - Lin He, Gang Li, Meng Tang:
Relaxation Oscillator Exploiting PTAT Hysteresis of Differential Schmitt Trigger. 1550147:1-1550147:9 - Wieslaw Marszalek, Tewodros Amdeberhan:
Least Action Principle for Mem-Elements. 1550148:1-1550148:9 - Xue-rong Cui, Juan Li, Hao Zhang, T. Aaron Gulliver, Chunlei Wu:
Improving Ultra-Wideband Positioning Security Using a Pseudo-Random Turnaround Delay Protocol. 1550149:1-1550149:19 - Anju S. Pillai, T. B. Isha:
Laboratory Resource Management System with Intelligent Power-Aware Strategies - A Software Approach. 1550150:1-1550150:22 - Wei Guo, Kwanghyok Ri, Luping Cui, Jizeng Wei:
An Area-Efficient Unified Architecture for Multi-Functional Double-Precision Floating-Point Computation. 1550151:1-1550151:25 - Mousumi Bhanja, Surya Prakash Tamang, Ritika Das, Baidyanath Ray:
Design Methodology of High Frequency M-ary ASK, FSK and QAM. 1550152:1-1550152:26 - Shaahin Angizi, Samira Sayedsalehi, Arman Roohi, Nader Bagherzadeh, Keivan Navi:
Design and Verification of New n-Bit Quantum-Dot Synchronous Counters Using Majority Function-Based JK Flip-Flops. 1550153:1-1550153:17 - C. D. Xu, Ka Wai Eric Cheng, Yuanmao Ye:
A Topology of Step-Down Resonant Switched-Capacitor-Based AC-DC Converter for High-Frequency AC Distribution. 1550154:1-1550154:22 - Di Zhu, Liter Siek:
A New Time-Mode On-Chip Oscillator-Based High Linearity and Low Power Temperature Sensor. 1550155:1-1550155:12 - R. Uthirasamy, U. S. Ragupathy:
Design and Experimentation of Boost Cascaded DC Link Inverter for Domestic UPS Applications. 1550156:1-1550156:23 - Yao Wang, Haibo Wang, Guangjun Wen:
A Low-Power Edge Detection Technique for Sensor Wake-Up Applications. 1550157:1-1550157:16 - Noura Benhadjyoussef, Wajih Elhadjyoussef, Mohsen Machhout, Rached Tourki, Kholdoun Torki:
Enhancing a 32-Bit Processor Core with Efficient Cryptographic Instructions. 1550158:1-1550158:21 - Ramin Razmdideh, Ali Mahani, Mohsen Saneei:
New Design of Scan Flip-Flop to Increase Speed and Reduce Power Consumption. 1550159:1-1550159:11 - Manash Chanda, Swapnadip De, Chandan Kumar Sarkar:
Design and Analysis of 32-Bit CLA Using Energy Efficient Adiabatic Logic for Ultra-Low-Power Application. 1550160:1-1550160:20 - Muhammad Yasir Qadri, Nadia N. Qadri, Martin Fleury, Klaus D. McDonald-Maier:
Software-Controlled Instruction Prefetch Buffering for Low-End Processors. 1550161:1-1550161:17
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-11-08 20:36 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
