default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDDietmar Fey
Person information
- affiliation: University of Erlangen-Nuremberg, Germany
SPARQL queries 
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
showing all ?? records
2020 – today
- 2024
[j37]Farhad Ebrahimi-Azandaryani
, Dietmar Fey:
ExTern: Boosting RISC-V core performance using ternary encoding. Microprocess. Microsystems 107: 105058 (2024)- [c145]Johannes Kliemt, Markus Fritscher, Dietmar Fey:
Comparison of a Binary Signed-Digit Adder with Conventional Binary Adder Circuits on Layout Level. ARCS 2024: 236-248 - [c144]Markus Fritscher, Max Uhlmann, Philip Ostrovskyy, Daniel Reiser, Junchao Chen, Markus Andreas Schubert, Carsten Schulze, Gerhard Kahmen, Dietmar Fey, Marc Reichenbach, Milos Krstic, Christian Wenger:
Area-Efficient Digital Design Using RRAM-CMOS Standard Cells. ISVLSI 2024: 81-87 - [e4]Dietmar Fey, Benno Stabernack, Stefan Lankes, Mathias Pacher, Thilo Pionteck:
Architecture of Computing Systems - 37th International Conference, ARCS 2024, Potsdam, Germany, May 14-16, 2024, Proceedings. Lecture Notes in Computer Science 14842, Springer 2024, ISBN 978-3-031-66145-7 [contents] - 2023
- [j36]Burkhard Ringlein, François Abel, Dionysios Diamantopoulos, Beat Weiss, Christoph Hagleitner, Dietmar Fey:
Advancing Compilation of DNNs for FPGAs Using Operation Set Architectures. IEEE Comput. Archit. Lett. 22(1): 9-12 (2023) - [j35]Dietmar Fey:
Memristive computing in Germany. it Inf. Technol. 65(1-2): 1-2 (2023) - [j34]Shima Hosseinzadeh, Marius Klemm, Georg Fischer, Dietmar Fey:
Optimizing multi-level ReRAM memory for low latency and low energy consumption. it Inf. Technol. 65(1-2): 52-64 (2023) - [c143]Shima Hosseinzadeh, Amirhossein Parvaresh, Dietmar Fey:
Optimization of OLAP In-Memory Database Management Systems with Processing-In-Memory Architecture. ARCS 2023: 264-278 - [c142]Burkhard Ringlein, François Abel, Dionysios Diamantopoulos, Beat Weiss, Christoph Hagleitner, Dietmar Fey:
DOSA: Organic Compilation for Neural Network Inference on Distributed FPGAs. EDGE 2023: 43-50 - [c141]John Reuben, Dietmar Fey, Stefan Slesazeck:
A Reference-less Sense Amplifier to Sense pA Currents in Ferroelectric Tunnel Junction Memories. MOCAST 2023: 1-4 - [c140]Stefan Slesazeck, Suzanne Lancaster, John Reuben, Shima Hosseinzadeh, Dietmar Fey, Thomas Mikolajick:
Hyper Dimensional Computing with Ferroelectric Tunneling Junctions. NANOARCH 2023: 3:1-3:2 - [c139]Amirhossein Parvaresh, Shima Hosseinzadeh, Dietmar Fey:
Resilience and Precision Assessment of Natural Language Processing Algorithms in Analog In-Memory Computing: A Hardware-Aware Study. NANOARCH 2023: 28:1-28:6 - [c138]Johannes Kliemt, Dietmar Fey:
Work in Progress: Extending Virtual Prototypes of Microprocessor Architectures with Accuracy Tracing. SIMULTECH 2023: 409-416 - 2022
- [c137]Lars Schwenger, Philipp Holzinger, Dietmar Fey, Hector Gerardo Muñoz Hernandez, Marc Reichenbach:
EasyHBM: Simple and Fast HBM Access for FPGAs Using High-Level-Synthesis. SAMOS 2022: 43-57 - [c136]Farehe Giahi, Sebastian Rachuj, Dietmar Fey:
Investigating SAMV Regarding its Suitability For FPGAs. SOCC 2022: 1-6 - [i14]Thomas Heller, Hartmut Kaiser, Patrick Diehl, Dietmar Fey, Marc Alexander Schweitzer:
Closing the Performance Gap with Modern C++. CoRR abs/2206.06302 (2022) - 2021
- [j33]Marc Reichenbach, Johannes Knödtel, Sebastian Rachuj, Dietmar Fey:
RISC-V3: A RISC-V Compatible CPU With a Data Path Based on Redundant Number Systems. IEEE Access 9: 43684-43700 (2021) - [j32]Anne D. Koelewijn, Musa L. Audu, Antonio J. del Ama, Annalisa Colucci, Josep M. Font-Llagunes, Antonio Gogeascoechea, Sandra K. Hnat, Nathan S. Makowski, Juan C. Moreno, Mark J. Nandor, Roger D. Quinn, Marc Reichenbach, Ryan-David Reyes, Massimo Sartori, Surjo R. Soekadar, Ronald J. Triolo, Mareike Vermehren, Christian Wenger, Utku S. Yavuz, Dietmar Fey, Philipp Beckerle:
Adaptation Strategies for Personalized Gait Neuroprosthetics. Frontiers Neurorobotics 15: 750519 (2021) - [c135]Burkhard Ringlein, François Abel, Dionysios Diamantopoulos, Beat Weiss, Christoph Hagleitner, Marc Reichenbach, Dietmar Fey:
A Case for Function-as-a-Service with Disaggregated FPGAs. CLOUD 2021: 333-344 - [c134]Dietmar Fey, John Reuben, Stefan Slesazeck:
Comparative study of usefulness of FeFET, FTJ and ReRAM technology for ternary arithmetic. ICECS 2021: 1-6 - [c133]Steffen Vaas, Peter Ulbrich, Christian Eichler, Peter Wägemann, Marc Reichenbach, Dietmar Fey:
Taming Non-Deterministic Low-Level I/O: Predictable Multi-Core Real-Time Systems by SoC Co-Design. ISORC 2021: 43-52 - [c132]John Reuben, Dietmar Fey:
Carry-free Addition in Resistive RAM Array: n-bit Addition in 22 Memory Cycles. ISVLSI 2021: 157-163 - [c131]Markus Fritscher, Johannes Knödtel, Daniel Reiser, Maen Mallah, Stefan Pechmann, Dietmar Fey, Marc Reichenbach:
Simulating large neural networks embedding MLC RRAM as weight storage considering device variations. LASCAS 2021: 1-4 - [c130]Johannes Lex, Ulrich Margull, Dietmar Fey, Ralph Mader:
Fault Tolerance in Heterogeneous Automotive Real-time Systems. Echtzeit 2021: 73-82 - 2020
- [j31]Dietmar Fey, Wolfgang Karl, Theo Ungerer:
Memristoren für zukünftige Rechnersysteme. Inform. Spektrum 43(1): 57-58 (2020) - [j30]Herbert Jordan, Philipp Gschwandtner, Peter Thoman, Peter Zangerl, Alexander Hirsch, Thomas Fahringer, Thomas Heller, Dietmar Fey:
The allscale framework architecture. Parallel Comput. 99: 102648 (2020) - [j29]Johannes Hofmann, Christie L. Alappat, Georg Hager, Dietmar Fey, Gerhard Wellein:
Bridging the Architecture Gap: Abstracting Performance-Relevant Properties of Modern Server Processors. Supercomput. Front. Innov. 7(2): 54-78 (2020) - [c129]Shima Hosseinzadeh, Mehrdad Biglari, Dietmar Fey:
TReMo: A Model for Ternary ReRAM-Based Memories with Adjustable Write-Verification Capabilities. DSD 2020: 44-48 - [c128]Dietmar Fey, John Reuben:
Direct state transfer in MLC based memristive ReRAM devices for ternary computing. ECCTD 2020: 1-5 - [c127]Burkhard Ringlein, François Abel, Alexander Ditter, Beat Weiss, Christoph Hagleitner, Dietmar Fey:
ZRLMPI: A Unified Programming Model for Reconfigurable Heterogeneous Computing Clusters. FCCM 2020: 220 - [c126]Johannes Knödtel, Markus Fritscher, Daniel Reiser, Dietmar Fey, Marco Breiling, Marc Reichenbach:
A Model-to-Circuit Compiler for Evaluation of DNN Accelerators based on Systolic Arrays and Multibit Emerging Memories. MOCAST 2020: 1-6 - [c125]Burkhard Ringlein, François Abel, Alexander Ditter, Beat Weiss, Christoph Hagleitner, Dietmar Fey:
Programming Reconfigurable Heterogeneous Computing Clusters Using MPI With Transpilation. H2RC@SC 2020: 1-9 - [c124]Sebastian Rachuj, Dietmar Fey, Marc Reichenbach:
Impact of Performance Estimation on Fast Processor Simulators. SimuTools (2) 2020: 79-93
2010 – 2019
- 2019
- [j28]Marc Reichenbach, Philipp Holzinger, Konrad Häublein, Tobias Lieske, Paul Blinzer, Dietmar Fey:
Heterogeneous Computing Utilizing FPGAs - A New and Flexible Approach Integrating Dedicated Hardware Accelerators into Common Computing Platforms. J. Signal Process. Syst. 91(7): 745-757 (2019) - [j27]Steffen Vaas, Peter Ulbrich, Marc Reichenbach, Dietmar Fey:
Application-Specific Tailoring of Multi-Core SoCs for Real-Time Systems with Diverse Predictability Demands. J. Signal Process. Syst. 91(7): 773-786 (2019) - [j26]Tobias Lieske, Wilfried Uhring, Norbert Dumas, Anastasia Ioanna Skilitski, Jérémie Léonard, Dietmar Fey:
Embedded Fluorescence Lifetime Determination for High-Throughput, Low-Photon-Number Applications. J. Signal Process. Syst. 91(7): 819-831 (2019) - [c123]Sebastian Rachuj, Marc Reichenbach, Dietmar Fey:
A Generic Functional Simulation of Heterogeneous Systems. ARCS 2019: 128-141 - [c122]Burkhard Ringlein, François Abel, Alexander Ditter, Beat Weiss, Christoph Hagleitner, Dietmar Fey:
System Architecture for Network-Attached FPGAs in the Cloud using Partial Reconfiguration. FPL 2019: 293-300 - [c121]Markus Fritscher, Johannes Knödtel, Marc Reichenbach, Dietmar Fey:
Simulating Memristive Systems in Mixed-Signal Mode using Commercial Design Tools. ICECS 2019: 225-228 - [c120]Rashid Ali, Maen Mallah, Martin Leyh, Philipp Holzinger, Marco Breiling, Marc Reichenbach, Dietmar Fey:
A Hardware Inference Accelerator for Temporal Convolutional Networks. NORCAS 2019: 1-7 - [c119]John Reuben, Dietmar Fey:
A Time-based Sensing Scheme for Multi-level Cell (MLC) Resistive RAM. NORCAS 2019: 1-6 - [c118]Alexander Ditter, Michael Tielemann, Dietmar Fey:
Bridging the Gap between High-Performance, Cloud and Service-Oriented Computing. FAS*W@SASO/ICAC 2019: 68-69 - [i13]Johannes Hofmann, Christie L. Alappat, Georg Hager, Dietmar Fey, Gerhard Wellein:
Bridging the Architecture Gap: Abstracting Performance-Relevant Properties of Modern Server Processors. CoRR abs/1907.00048 (2019) - 2018
- [j25]Christopher Soell, Marc Reichenbach, Juergen Roeber, Amelie Hagelauer, Robert Weigel, Dietmar Fey:
Case study on memristor-based multilevel memories. Int. J. Circuit Theory Appl. 46(1): 99-112 (2018) - [j24]Dietmar Fey, Frank Hannig:
Special issue on heterogeneous real-time image processing. J. Real Time Image Process. 14(3): 513-515 (2018) - [j23]Christian Hartmann, Konrad Häublein, Marc Reichenbach, Dietmar Fey:
IPAS: a design framework for analysis, synthesis and optimization of image processing applications for heterogenous computing architectures. J. Real Time Image Process. 14(3): 549-564 (2018) - [j22]Christian Hartmann, Dietmar Fey:
An extended analysis of memory hierarchies for efficient implementations of image processing applications. J. Real Time Image Process. 14(3): 713-728 (2018) - [j21]Daniel Wust, Dietmar Fey, Johannes Knödtel:
A programmable ternary CPU using hybrid CMOS/memristor circuits. Int. J. Parallel Emergent Distributed Syst. 33(4): 387-407 (2018) - [j20]Said Hamdioui, Pierre-Emmanuel Gaillardon, Dietmar Fey, Tajana Simunic Rosing:
Guest Editorial Memristive-Device-Based Computing. IEEE Trans. Very Large Scale Integr. Syst. 26(12): 2581-2583 (2018) - [c117]Sebastian Rachuj, Christian Herglotz, Marc Reichenbach, André Kaup, Dietmar Fey:
A Hybrid Approach for Runtime Analysis Using a Cycle and Instruction Accurate Model. ARCS 2018: 85-96 - [c116]Herbert Jordan, Thomas Heller, Philipp Gschwandtner, Peter Zangerl, Peter Thoman, Dietmar Fey, Thomas Fahringer:
The AllScale Runtime Application Model. CLUSTER 2018: 445-455 - [c115]Marc Reichenbach, Lukas Liebischer, Steffen Vaas, Dietmar Fey:
Comparison of Lane Detection Algorithms for ADAS Using Embedded Hardware Architectures. DASIP 2018: 48-53 - [c114]Wolfgang Bauer, Philipp Holzinger, Marc Reichenbach, Steffen Vaas, Paul Hartke, Dietmar Fey:
Programmable HSA Accelerators for Zynq UltraScale+ MPSoC Systems. Euro-Par Workshops 2018: 733-744 - [c113]Sebastian Rachuj, Marc Reichenbach, Steffen Vaas, Dietmar Fey:
Autonomous Driving in the Curriculum of Computer Architecture. EWME 2018: 11-16 - [c112]Anderson M. Maliszewski, Dalvan Griebler, Claudio Schepke, Alexander Ditter, Dietmar Fey, Luiz Gustavo Fernandes:
The NAS Benchmark Kernels for Single and Multi-Tenant Cloud Instances with LXC/KVM. HPCS 2018: 359-366 - [c111]Tobias Lieske, Mehrdad Biglari, Dietmar Fey:
Multi-level memristive voltage divider: programming scheme trade-offs. MEMSYS 2018: 259-268 - [c110]Mehrdad Biglari, Tobias Lieske, Dietmar Fey:
High-Endurance Bipolar ReRAM-Based Non-Volatile Flip-Flops with Run-Time Tunable Resistive States. NANOARCH 2018: 19-24 - [c109]Johannes Knödtel, Wolffhardt Schwabe, Tobias Lieske, Marc Reichenbach, Dietmar Fey:
A Novel Methodology for Evaluating the Energy Consumption of IP Blocks in System-Level Designs. PATMOS 2018: 46-53 - [c108]Philipp Holzinger, Marc Reichenbach, Dietmar Fey:
A new generic HLS approach for heterogeneous computing: on the feasibility of high-level synthesis in HSA-compatible systems. SAMOS 2018: 18-27 - [c107]Johannes Hofmann, Georg Hager, Dietmar Fey:
On the Accuracy and Usefulness of Analytic Energy Models for Contemporary Multicore Processors. ISC 2018: 22-43 - [d1]Herbert Jordan, Thomas Heller, Philipp Gschwandtner, Peter Zangerl, Peter Thoman, Dietmar Fey, Thomas Fahringer:
Dataset for "The AllScale Runtime Application Model" publication. Zenodo, 2018
- [i12]Johannes Hofmann, Georg Hager, Dietmar Fey:
On the accuracy and usefulness of analytic energy models for contemporary multicore processors. CoRR abs/1803.01618 (2018) - 2017
- [j19]Johannes Hofmann, Dietmar Fey, Michael Riedmann, Jan Eitzinger, Georg Hager, Gerhard Wellein:
Performance analysis of the Kahan-enhanced scalar product on current multi-core and many-core processors. Concurr. Comput. Pract. Exp. 29(9) (2017) - [j18]Steffen Limmer, Dietmar Fey:
Comparison of common parallel architectures for the execution of the island model and the global parallelization of evolutionary algorithms. Concurr. Comput. Pract. Exp. 29(9) (2017) - [j17]Benjamin Pfundt, Marc Reichenbach, Dietmar Fey:
Comprehensive curriculum for reconfigurable heterogeneous computer architecture education. IET Circuits Devices Syst. 11(4): 292-298 (2017) - [j16]Marc Reichenbach, Maximilian Kasparek, Konrad Häublein, Jan Niklas Bauer, Mohammad Alawieh, Dietmar Fey:
Fast heterogeneous computing architectures for smart antennas. J. Syst. Archit. 76: 76-88 (2017) - [j15]Frank Hannig, João M. P. Cardoso, Dietmar Fey:
Introduction to the special issue on architecture of computing systems. J. Syst. Archit. 77: 1-2 (2017) - [c106]Tobias Lieske, Wilfried Uhring, Norbert Dumas, Jérémie Léonard, Dietmar Fey:
Embedded fluorescence lifetime determination for high throughput real-time droplet sorting with microfluidics. DASIP 2017: 1-6 - [c105]Marc Reichenbach, Philipp Holzinger, Konrad Häublein, Tobias Lieske, Paul Blinzer, Dietmar Fey:
LibHSA: One step towards mastering the era of heterogeneous hardware accelerators using FPGAs. DASIP 2017: 1-6 - [c104]Steffen Vaas, Peter Ulbrich, Marc Reichenbach, Dietmar Fey:
The best of both: High-performance anc deterministic real-time executive by application-specific multi-core SoCs. DASIP 2017: 1-6 - [c103]Alexander Ditter, Gabriel Graf, Dietmar Fey:
Fe2vCl2: From Bare Metal to High Performance Computing on Virtual Clusters and Cloud Infrastructure. CCB@EuroSys 2017: 3:1-3:7 - [c102]Mehrdad Biglari, Dietmar Fey:
Memristive voltage divider: a bipolar ReRAM-based unit for non-volatile flip-flops. MEMSYS 2017: 217-222 - [c101]Daniel Wust, Mehrdad Biglari, Johannes Knödtel, Marc Reichenbach, Christopher Söll, Dietmar Fey:
Prototyping memristors in digital system with an FPGA-based testing environment. PATMOS 2017: 1-7 - [c100]Tobias Lieske, Benjamin Pfundt, Steffen Vaas, Marc Reichenbach, Dietmar Fey:
System on chip generation for multi-sensor and sensor fusion applications. SAMOS 2017: 20-29 - [c99]Johannes Hofmann, Georg Hager, Gerhard Wellein, Dietmar Fey:
An Analysis of Core- and Chip-Level Architectural Features in Four Generations of Intel Server Processors. ISC 2017: 294-314 - [c98]Hoang Anh Du Nguyen, Jintao Yu, Lei Xie, Mottaqiallah Taouil, Said Hamdioui, Dietmar Fey:
Memristive devices for computing: Beyond CMOS and beyond von Neumann. VLSI-SoC 2017: 1-10 - [i11]Dietmar Fey:
Evaluating Ternary Adders using a hybrid Memristor / CMOS approach. CoRR abs/1701.00065 (2017) - [i10]Johannes Hofmann, Georg Hager, Gerhard Wellein, Dietmar Fey:
An analysis of core- and chip-level architectural features in four generations of Intel server processors. CoRR abs/1702.07554 (2017) - 2016
- [c97]Konrad Häublein, Christian Hartmann, Marc Reichenbach, Dietmar Fey:
Fast and Resource Aware Image Processing Operators Utilizing Highly Configurable IP Blocks. ARC 2016: 303-311 - [c96]Johannes Hofmann, Dietmar Fey, Jan Eitzinger, Georg Hager, Gerhard Wellein:
Analysis of Intel's Haswell Microarchitecture Using the ECM Model and Microbenchmarks. ARCS 2016: 210-222 - [c95]Steffen Limmer, Dietmar Fey:
Investigation of strategies for an increasing population size in multi-objective CMA-ES. CEC 2016: 476-483 - [c94]Benjamin Pfundt, Marc Reichenbach, Christian Hartmann, Konrad Häublein, Dietmar Fey:
Teaching heterogeneous computer architectures using smart camera systems. EWME 2016: 1-6 - [c93]Arne Hendricks, Thomas Heller, Andreas Schäfer, Maximilian Kasparek, Dietmar Fey:
Evaluating Performance and Energy-Efficiency of a Parallel Signal Correlation Algorithm on Current Multi and Manycore Architectures. ICCS 2016: 1566-1576 - [c92]Steffen Vaas, Marc Reichenbach, Dietmar Fey:
An Application-Specific Instruction Set Processor for Power Quality Monitoring. IPDPS Workshops 2016: 181-188 - [c91]Franz Richter-Gottfried, Patrick Kreutzer, Alexander Ditter, Max Schneider, Dietmar Fey:
C++ Classes and Templates for OpenCL Kernels with PATOS. IWOCL 2016: 22:1-22:3 - [c90]Dietmar Fey, Marc Reichenbach, Christopher Söll, Mehrdad Biglari, Jürgen Röber, Robert Weigel:
Using Memristor Technology for Multi-value Registers in Signed-digit Arithmetic Circuits. MEMSYS 2016: 442-454 - [c89]Tobias Lieske, Marc Reichenbach, Burkhard Ringlein, Dietmar Fey:
Dataflow optimization for programmable embedded image preprocessing accelerators. ReConFig 2016: 1-8 - [c88]Steffen Vaas, Marc Reichenbach, Ulrich Margull, Dietmar Fey:
The R2-D2 toolchain - Automated porting of safety-critical applications to FPGAs. ReConFig 2016: 1-7 - [c87]Konrad Häublein, Marc Reichenbach, Oliver Reiche, M. Akif Ozkan, Dietmar Fey, Frank Hannig, Jürgen Teich:
Hybrid code description for developing fast and resource efficient image processing architectures. SAMOS 2016: 211-218 - [c86]Arne Hendricks, Thomas Heller, Herbert Jordan, Peter Thoman, Thomas Fahringer, Dietmar Fey:
The AllScale Runtime Interface - Theoretical Foundation and Concept. MTAGS@SC 2016: 13-19 - [c85]Johannes Hofmann, Dietmar Fey:
An ECM-based Energy-Efficiency Optimization Approach for Bandwidth-Limited Streaming Kernels on Recent Intel Xeon Processors. E2SC@SC 2016: 31-38 - [c84]Dominik Schoenwetter, Alexander Ditter, Dietmar Fey, Ralph Mader:
Improving instruction accurate simulation for parallel automotive applications. SIES 2016: 211-214 - [c83]Dominik Schoenwetter, Alexander Ditter, Vadym Aizinger, Balthasar Reuter, Dietmar Fey:
Cache Aware Instruction Accurate Simulation of a 3-D Coastal Ocean Model on Low Power Hardware. SIMULTECH 2016: 129-137 - [c82]Bruno Kleinert, Franziska Schäfer, Jupiter Bakakeu, Simone Weiß, Dietmar Fey:
Hardware-software Co-simulation of Self-organizing Smart Home Networks - Who am I and Where Are the Others?. SIMULTECH 2016: 304-311 - [c81]Bruno Kleinert, Simone Weiß, Franziska Schäfer, Jupiter Bakakeu, Dietmar Fey:
Adaptive Synchronization Interface for Hardware-Software Co-Simulation based on SystemC and QEMU. SimuTools 2016: 28-36 - [c80]Thomas Heller, Hartmut Kaiser, Patrick Diehl, Dietmar Fey, Marc Alexander Schweitzer:
Closing the Performance Gap with Modern C++. ISC Workshops 2016: 18-31 - [e3]Frank Hannig, João M. P. Cardoso, Thilo Pionteck, Dietmar Fey, Wolfgang Schröder-Preikschat, Jürgen Teich:
Architecture of Computing Systems - ARCS 2016 - 29th International Conference, Nuremberg, Germany, April 4-7, 2016, Proceedings. Lecture Notes in Computer Science 9637, Springer 2016, ISBN 978-3-319-30694-0 [contents] - [i9]Johannes Hofmann, Dietmar Fey, Michael Riedmann, Jan Eitzinger, Georg Hager, Gerhard Wellein:
Performance analysis of the Kahan-enhanced scalar product on current multi- and manycore processors. CoRR abs/1604.01890 (2016) - [i8]Johannes Hofmann, Dietmar Fey:
An ECM-based energy-efficiency optimization approach for bandwidth-limited streaming kernels on recent Intel Xeon processors. CoRR abs/1609.03347 (2016) - 2015
- [j14]Oliver Reiche, Konrad Häublein, Marc Reichenbach, Moritz Schmid, Frank Hannig, Jürgen Teich, Dietmar Fey:
Synthesis and optimization of image processing accelerators using domain knowledge. J. Syst. Archit. 61(10): 646-658 (2015) - [c79]Marc Reichenbach, Maximilian Kasparek, Mohammad Alawieh, Konrad Häublein, Dietmar Fey:
Real-time correlation for locating systems utilizing heterogeneous computing architectures. DASIP 2015: 1-8 - [c78]Dietmar Fey, Jonathan Martschinke:
Architecture and simulation of a hybrid memristive multiplier network using redundant number representation. IJCNN 2015: 1-6 - [c77]Christian Herglotz, Jürgen Seiler, André Kaup, Arne Hendricks, Marc Reichenbach, Dietmar Fey:
Estimation of Non-functional Properties for Embedded Hardware with Application to Image Processing. IPDPS Workshops 2015: 190-195 - [c76]Johannes Hofmann, Dietmar Fey, Michael Riedmann, Jan Eitzinger, Georg Hager, Gerhard Wellein:
Performance Analysis of the Kahan-Enhanced Scalar Product on Current Multicore Processors. PPAM (1) 2015: 63-73 - [c75]Marc Reichenbach, Tobias Lieske, Steffen Vaas, Konrad Häublein, Dietmar Fey:
FAUPU - A design framework for the development of programmable image processing architectures. ReConFig 2015: 1-8 - [c74]Marc Reichenbach, Benjamin Pfundt, Dietmar Fey:
Framework for parameter analysis of FPGA-based image processing architectures. SAMOS 2015: 96-102 - [c73]Hartmut Kaiser, Thomas Heller, Daniel Bourgeois, Dietmar Fey:
Higher-level parallelization for local and distributed asynchronous task-based programming. ESPM@SC 2015: 29-37 - [c72]Dominik Schoenwetter, Alexander Ditter, Bruno Kleinert, Arne Hendricks, Vadym Aizinger, Dietmar Fey:
Virtualization Guided Tsunami and Storm Surge Simulations for Low Power Architectures. SIMULTECH (Selected Papers) 2015: 99-114 - [c71]Dominik Schoenwetter, Alexander Ditter, Bruno Kleinert, Arne Hendricks, Vadym Aizinger, Harald Köstler, Dietmar Fey:
Tsunami and Storm Surge Simulation Using Low Power Architectures - Concept and Evaluation. SIMULTECH 2015: 377-382 - [c70]Dominik Schoenwetter, Ronald Veldema, Dietmar Fey:
FREACSIM: a framework for creating and simulating real-time capable network on chip systems and applications. SimuTools 2015: 208-217 - [c69]Bruno Kleinert, Gholam Reza Rahimi, Marc Reichenbach, Dietmar Fey:
Hardware-software co-simulation for medical x-ray control units. SimuTools 2015: 305-307 - [c68]Alexander Ditter, Dietmar Fey, Johannes Burner, Jörg Franke:
SmartEco: An Integrated Solution from Load Balancing between the Grid and Consumers to Local Energy Efficiency. UCC 2015: 477-481 - [i7]Frank Hannig, Dietmar Fey, Anton Lokhmotov:
Proceedings of the DATE Friday Workshop on Heterogeneous Architectures and Design Methods for Embedded Image Systems (HIS 2015). CoRR abs/1502.07241 (2015) - [i6]Oliver Reiche, Konrad Häublein, Marc Reichenbach, Frank Hannig, Jürgen Teich, Dietmar Fey:
Automatic Optimization of Hardware Accelerators for Image Processing. CoRR abs/1502.07448 (2015) - [i5]Christian Hartmann, Anna Yupatova, Marc Reichenbach, Dietmar Fey, Reinhard German:
A Holistic Approach for Modeling and Synthesis of Image Processing Applications for Heterogeneous Computing Architectures. CoRR abs/1502.07453 (2015) - [i4]Johannes Hofmann, Dietmar Fey, Jan Eitzinger, Georg Hager, Gerhard Wellein:
Performance analysis of the Kahan-enhanced scalar product on current multicore processors. CoRR abs/1505.02586 (2015) - [i3]Franz Richter-Gottfried, Alexander Ditter, Dietmar Fey:
OpenCL 2.0 for FPGAs using OCLAcc. CoRR abs/1508.07977 (2015) - [i2]Johannes Hofmann, Jan Eitzinger, Dietmar Fey:
Execution-Cache-Memory Performance Model: Introduction and Validation. CoRR abs/1509.03118 (2015) - [i1]Johannes Hofmann, Dietmar Fey, Jan Eitzinger, Georg Hager, Gerhard Wellein:
Analysis of Intel's Haswell Microarchitecture Using The ECM Model and Microbenchmarks. CoRR abs/1511.03639 (2015) - 2014
- [j13]Marc Reichenbach, Ralf Seidler, Benjamin Pfundt, Dietmar Fey:
Fast image processing for optical metrology utilizing heterogeneous computer architectures. Comput. Electr. Eng. 40(4): 1158-1170 (2014) - [j12]Steffen Limmer, André Schneider, Christian Boehme, Dietmar Fey, Simon Schmitz, Achim Graupner, Martin Sülzle:
Services for numerical simulations and optimisations in grids. Int. J. Parallel Emergent Distributed Syst. 29(6): 521-543 (2014) - [c67]Alexander Ditter, Dietmar Fey, Tobias Schön, Steven Oeckl:
On the Way to Big Data Applications in Industrial Computed Tomography. BigData Congress 2014: 792-793 - [c66]Steffen Limmer, Maik Srba, Dietmar Fey:
Performance Investigation and Tuning in the Interoperable Cloud4E Platform. Euro-Par Workshops (2) 2014: 85-96 - [c65]Marc Reichenbach, Benjamin Pfundt, Dietmar Fey:
Designing and manufacturing of real embedded multi-core CPUs: A holistic teaching approach in computer architecture. EWME 2014: 213-218 - [c64]Max Schneider, Dietmar Fey, Kay Wenzel, Torsten Machleidt:
A Generic Approach for Analysis of White-Light Interferometry Data via User-Defined Algorithms. ICCSA (4) 2014: 522-537 - [c63]Hartmut Kaiser, Thomas Heller, Bryce Adelstein-Lelbach, Adrian Serio, Dietmar Fey:
HPX: A Task Based Programming Model in a Global Address Space. PGAS 2014: 6:1-6:11 - [c62]Andreas Schäfer, Thomas Heller, Dietmar Fey:
A Portable Petascale Framework for Efficient Particle Methods with Custom Interactions. EuroMPI/ASIA 2014: 83 - [c61]Konrad Häublein, Marc Reichenbach, Dietmar Fey:
Fast and generic hardware architecture for stereo block matching applications on embedded systems. ReConFig 2014: 1-6 - 2013
- [j11]Johannes Hofmann, Steffen Limmer, Dietmar Fey:
Performance investigations of genetic algorithms on graphics cards. Swarm Evol. Comput. 12: 33-47 (2013) - [c60]Benjamin Pfundt, Marc Reichenbach, Björn M. Eskofier, Dietmar Fey:
Smart sensor architectures for embedded biosignal analysis. DASIP 2013: 174-181 - [c59]Thomas Heller, Dietmar Fey, Markus Rehak:
An auto-tuning approach for optimizing base operators for non-destructive testing applications on heterogeneous multi-core architectures. ISORC 2013: 1-9 - [c58]Thomas Heller, Hartmut Kaiser, Andreas Schäfer, Dietmar Fey:
Using HPX and LibGeoDecomp for scaling HPC applications on heterogeneous supercomputers. ScalA@SC 2013: 1:1-1:8 - 2012
- [j10]Dietmar Fey, Marc Reichenbach, Marcus Komann, Ralf Seidler:
Realizing real-time centroid detection of multiple objects with marching pixels algorithms on programmable customizing hardware. Concurr. Comput. Pract. Exp. 24(16): 1821-1839 (2012) - [j9]Dietmar Fey, Max Schneider, Jürgen Jahns, Hans Knuppertz:
Optical multiplexing techniques for photonic Clos networks in High Performance Computing Architectures. J. Supercomput. 62(2): 620-632 (2012) - [c57]Dominik Schoenwetter, Max Schneider, Dietmar Fey:
A Speed-Up Study for a Parallelized White Light Interferometry Preprocessing Algorithm on a Virtual Embedded Multiprocessor System. ARCS Workshops 2012: 469-480 - [c56]André Schäfer, Rainer Brück, Bruno Kleinert, Harald Schmidt, Dietmar Fey, Steffen Büchner, Steffen Jaschke, Sigrid E. Schubert:
Competence model for embedded micro-and nanosystems. EDUCON 2012: 1-6 - [c55]Steffen Limmer, Dietmar Fey, Ulrich Lohmann, Jürgen Jahns:
Evolutionary Design of Active Free Space Optical Networks Based on Digital Mirror Devices. EvoApplications 2012: 21-30 - [c54]Max Schneider, Nikola Belic, Christoph Sambale, Ulrich Hofmann, Dietmar Fey:
Optimization of a Short-Range Proximity Effect Correction Algorithm in E-Beam Lithography Using GPGPUs. ICA3PP (1) 2012: 41-55 - [c53]Michael Schmidt, Marc Reichenbach, Dietmar Fey:
A Generic VHDL Template for 2D Stencil Code Applications on FPGAs. ISORC Workshops 2012: 180-187 - [c52]André Schäfer, Rainer Brück, Steffen Büchner, Steffen Jaschke, Sigrid E. Schubert, Dietmar Fey, Bruno Kleinert, Harald Schmidt:
The empirically refined competence structure model for embedded micro- and nanosystems. ITiCSE 2012: 57-62 - [c51]Marc Reichenbach, Ralf Seidler, Dietmar Fey:
Heterogeneous computer architectures: An image processing pipeline for optical metrology. ReConFig 2012: 1-8 - [c50]Michael Schmidt, Dietmar Fey:
Akers's wavefront planner - One of the fastest stencil-based path planners on FPGAs. ReConFig 2012: 1-6 - [c49]Andreas Schäfer, Dietmar Fey:
Zero-Overhead Interfaces for High-Performance Computing Libraries and Kernels. SC Companion 2012: 1139-1146 - [c48]Andreas Schäfer, Dietmar Fey:
A Predictive Performance Model for Stencil Codes on Multicore CPUs. VECPAR 2012: 451-466 - 2011
- [c47]Steffen Jaschke, Sigrid E. Schubert, André Schäfer, Rainer Brück, Bruno Kleinert, Harald Schmidt, Dietmar Fey:
Competence research: teaching embedded micro/nano systems. WESE 2011: 17-24 - [c46]Steffen Limmer, Dietmar Fey, Ulrich Lohmann, Jürgen Jahns:
Evolutionary optimization of layouts for high density free space optical network links. GECCO 2011: 1635-1642 - [c45]Marc Reichenbach, Michael Schmidt, Dietmar Fey:
Analytical Model for the Optimization of Self-Organizing Image Processing Systems Utilizing Cellular Automata. ISORC Workshops 2011: 162-171 - [c44]André Schäfer, Rainer Brück, Steffen Jaschke, Sigrid E. Schubert, Dietmar Fey, Bruno Kleinert, Harald Schmidt:
A normative competence structure model for embedded micro- and nanosystems development. ITiCSE 2011: 375 - [c43]Andreas Schäfer, Julian Hammer, Dietmar Fey:
Parallel simulation of dendritic growth on unstructured grids. IA3@SC 2011: 15-22 - [c42]Andreas Schäfer, Dietmar Fey:
High Performance Stencil Code Algorithms for GPGPUs. ICCS 2011: 2027-2036 - [c41]Max Schneider, Dietmar Fey, Daniel Kapusi, Torsten Machleidt:
Performance comparison of designated preprocessing white light interferometry algorithms on emerging multi- and many-core architectures. ICCS 2011: 2037-2046 - [p2]Marc Reichenbach, Ralf Seidler, Dietmar Fey, Benjamin Pfundt:
Generic Emergent Computing in Chip Architectures. Organic Computing 2011: 179-192 - [p1]Dietmar Fey, Marcus Komann:
Emergent Computing with Marching Pixels for Real-Time Smart Camera Applications. Organic Computing 2011: 559-572 - 2010
- [j8]Dietmar Fey, Steffen Limmer:
Unconventional Computing - Reversible Signed Digit Adders for Future Nanocomputing Devices (Unkonventionelles Rechnen - reversible Addierer für künftiges Nanocomputing). it Inf. Technol. 52(3): 147-152 (2010) - [c40]Andreas Loos, Michael Schmidt, Dietmar Fey, Jens Grobel:
Dynamically Programmable Image Processor for Compact Vision Systems. CIT 2010: 33-40 - [c39]Marcus Komann, Dietmar Fey:
Revising the Trade-off between the Number of Agents and Agent Intelligence. EvoApplications (1) 2010: 31-40 - [c38]Dietmar Fey:
Marching Pixels - Rechnen mit Hardware-Agenten im 2D Pixelraum. GI Jahrestagung (2) 2010: 126 - [c37]Matthias Sand, Volkmar Sieh, Dietmar Fey:
Nano-technology aware investigations on fault-masking techniques in the presence of high fault probabilities. HPCS 2010: 181-187 - [c36]Steffen Limmer, Dietmar Fey:
Framework for Distributed Evolutionary Algorithms in Computational Grids. ISICA (1) 2010: 170-180 - [c35]Dietmar Fey, Marcus Komann, Marc Reichenbach, Ralf Seidler:
Realizing Real-Time Centroid Detection of Multiple Objects with Marching Pixels Algorithms. ISORC Workshops 2010: 98-107 - [c34]Ulrich Lohmann, Jürgen Jahns, Steffen Limmer, Dietmar Fey:
Simulation and Optimized Design of High Density Optical Crossconnect Systems for Massively Parallel Computing Architectures. OSC 2010: 42-52 - [c33]Michael Schmidt, Dietmar Fey:
An Optimized FPGA Implementation for a Parallel Path Planning Algorithm Based on Marching Pixels. ReConFig 2010: 442-447 - [c32]Stefan Potyra, Matthias Sand, Volkmar Sieh, Dietmar Fey:
Seamless high speed simulation of VHDL components in the context of comprehensive computing systems using the virtual machine faumachine. WSC 2010: 891-902
2000 – 2009
- 2009
- [c31]Sándor P. Fekete, Dietmar Fey, Marcus Komann, Alexander Kröller, Marc Reichenbach, Christiane Schmidt:
Distributed vision with smart pixels. SCG 2009: 257-266 - [c30]Marcus Komann, Patrick Ediger, Dietmar Fey, Rolf Hoffmann:
On the Effectiveness of Evolution Compared to Time-Consuming Full Search of Optimal 6-State Automata. EuroGP 2009: 280-291 - [c29]Marcus Komann, Dietmar Fey:
Evaluating the evolvability of emergent agents with different numbers of states. GECCO 2009: 1777-1778 - [c28]Dietmar Fey:
Herausforderungen der Technischen Informatik beim Unkonventionellen Rechnen. GI Jahrestagung 2009: 2224-2237 - [c27]Dietmar Fey:
Model-Driven Design and Organic Computing -- Two Different but Possibly Accordable Concepts for the Design of Embedded Systems. ISORC 2009: 93-94 - [c26]Dietmar Fey, Max Schneider, Jürgen Jahns, Hans Knuppertz:
Optical Multiplexing Techniques for Photonic Clos Networks in High Performance Computing Architectures. OSC 2009: 110-123 - 2008
- [c25]Marcus Komann, Dietmar Fey:
Solving the problem of enforced restriction to few states while evolving cellular automata. Automata 2008: 228-241 - [c24]Marcus Komann, Alexander Kröller, Christiane Schmidt, Dietmar Fey, Sándor P. Fekete:
Emergent algorithms for centroid and orientation detection in high-performance embedded cameras. Conf. Computing Frontiers 2008: 221-230 - [c23]Andreas Schäfer, Dietmar Fey:
Pollarder: An Architecture Concept for Self-adapting Parallel Applications in Computational Science. ICCS (1) 2008: 174-183 - [c22]Adrian Knoth, Christian Kauhaus, Dietmar Fey, Lars Schneidenbach, Bettina Schnor:
Challenges of MPI over IPv6. ICNS 2008: 242-247 - [c21]Jakob Erdmann, Andreas Schäfer, Christian Kauhaus, Dietmar Fey:
A Profitability Heuristic that Reduces the Parameter Dependence of Dynamic Load Balancing. Informatiktage 2008: 217-219 - [c20]Andreas Schäfer, Dietmar Fey:
LibGeoDecomp: A Grid-Enabled Library for Geometric Decomposition Codes. PVM/MPI 2008: 285-294 - 2007
- [j7]Marcus Komann, Dietmar Fey:
Realising emergent image preprocessing tasks in cellular-automaton-alike massively parallel hardware. Int. J. Parallel Emergent Distributed Syst. 22(2): 79-89 (2007) - [c19]Dietmar Fey, Marcus Komann, Frank Schurz, Andreas Loos:
An Organic Computing architecture for visual microprocessors based on Marching Pixels. ISCAS 2007: 2686-2689 - [c18]Marcus Komann, Andreas Mainka, Dietmar Fey:
Comparison of Evolving Uniform, Non-uniform Cellular Automaton, and Genetic Programming for Centroid Detection with Hardware Agents. PaCT 2007: 432-441 - [c17]Wolfgang Schnerring, Christian Kauhaus, Dietmar Fey:
A Virtual Test Environment for MPI Development: Quick Answers to Many Small Questions. PVM/MPI 2007: 73-80 - 2006
- [c16]Frank Schurz, Dietmar Fey, Dmitri Berkov:
Parallelization of Simulations for Various Magnetic System Models on Small-Sized Cluster Computers with MPI. ICCSA (5) 2006: 129-138 - [c15]Clemens Beckstein, Peter Dittrich, Christian Erfurth, Dietmar Fey, Birgitta König-Ries, Martin Mundhenk, Harald Sack:
SOGOS - A Distributed Meta Level Architecture for the Self-Organizing Grid of Services. MDM 2006: 82 - [c14]Christian Kauhaus, Dietmar Fey:
Building Mini-Grid Environments with Virtual Private Networks: A Pragmatic Approach. PARELEC 2006: 111-115 - [c13]Marcus Komann, Dietmar Fey:
Marching Pixels - Using Organic Computing Principles in Embedded Parallel Hardware. PARELEC 2006: 369-373 - [c12]Michael Schmidt, Andreas Loos, Dietmar Fey:
A Space-Time Multiplex Architecture for 3D Stacked Embedded Vision Systems. PARELEC 2006: 374-379 - 2005
- [c11]Dietmar Fey, Daniel Schmidt:
Marching Pixels: A new Organic Computing Prinicple for Smart CMOS Camera Chips. ARCS Workshops 2005: 123-130 - [c10]Dietmar Fey, Daniel Schmidt:
Marching-pixels: a new organic computing paradigm for smart sensor processor arrays. Conf. Computing Frontiers 2005: 1-9 - [c9]Marcus Komann, Christian Kauhaus, Dietmar Fey:
Calculation of Single-File Diffusion Using Grid-Enabled Parallel Generic Cellular Automata Simulation. PVM/MPI 2005: 528-535 - [e2]Uwe Brinkschulte, Jürgen Becker, Dietmar Fey, Christian Hochberger, Thomas Martinetz, Christian Müller-Schloer, Hartmut Schmeck, Theo Ungerer, Rolf P. Würtz:
18th International Conference on Architecture of Computing Systems, Workshops, Innsbruck, Austria, March 2005. VDE Verlag 2005, ISBN 3-8007-2880-X [contents] - 2004
- [c8]Dietmar Fey, Daniel Schmidt, Andreas Loos:
Reconfigurable OPTO-ASICs as base for future self-organizing CMOS cameras. ARCS Workshops 2004: 297-304 - [c7]Dietmar Fey, Lutz Hoppe, Andreas Loos:
Reconfigurable On-Chip SIMD Processor Architectures for Intelligent CMOS Camera Chips. PARELEC 2004: 251-255 - [c6]Dietmar Fey, Marcus Komann, Christian Kauhaus:
A Framework for Optimising Parameter Studies on a Cluster Computer by the Example of Micro-system Design. PVM/MPI 2004: 436-441 - [e1]Uwe Brinkschulte, Jürgen Becker, Dietmar Fey, Karl-Erwin Großpietsch, Christian Hochberger, Erik Maehle, Thomas A. Runkler:
ARCS 2004 - Organic and Pervasive Computing, Workshops Proceedings, March 26, 2004, Augsburg, Germany. LNI P-41, GI 2004, ISBN 3-88579-370-9 [contents] - 2003
- [j6]Dietmar Fey:
Optotechnologie in der IT. it Inf. Technol. 45(2): 63-64 (2003) - [j5]Dietmar Fey, Andreas Loos:
OptoRAP - eine rekonfigurierbare optoelektronische Parallelprozessor-Architektur für die Bildvorverarbeitung (OptoRAP - a Reconfigurable Optoelectronic Parallel Processor Architecture for Image Pre-Processing). it Inf. Technol. 45(2): 92-98 (2003) - 2002
- [b3]Dietmar Fey:
Optik in der Rechentechnik - photonisches VLSI und optische Netzwerke. Teubner-Texte zur Informatik 35, Teubner 2002, ISBN 978-3-519-00338-0, pp. 1-230 - 2001
- [j4]Klaus D. Maier, Clemens Beckstein, Reinhard Blickhan, Dietmar Fey, Werner Erhard:
A digital multi-layer-perceptron hardware architecture based on three dimensional massively parallel optoelectronic circuits. Informatica (Slovenia) 25(2) (2001) - 2000
- [j3]Dietmar Fey, Werner Erhard, Matthies Gruber, Jürgen Jahns, Hartmut Bartelt, Guido Grimm, Lutz Hoppe, Stefan Sinzinger:
Optical interconnects for neural and reconfigurable VLSI architectures. Proc. IEEE 88(6): 838-848 (2000) - [j2]Dietmar Fey, Marko Degenkolb:
Digit Pipelined Arithmetic for 3-D Massively Parallel Optoelectronic Circuits. J. Supercomput. 16(3): 177-196 (2000)
1990 – 1999
- 1999
- [j1]Dietmar Fey, Werner Erhard:
Architekturen und Entwurfssysteme für ein optoelektronisches 3-D VLSI. Informationstechnik Tech. Inform. 41(6): 31-38 (1999) - [c5]Bernd Kasche, Dietmar Fey, T. Höhn, Werner Erhard:
Massively Parallel Volume Rendering by Exploiting a 3d Optoelectronic Arithmetic Logical Unit. ARCS 1999: 189-200 - [c4]Bernd Kasche, Dietmar Fey, T. Höhn, Werner Erhard:
3D Optoelectronic Fix Point Unit and Its Advantages Processing 3D Data. Euro-Par 1999: 1005-1012 - 1996
- [c3]Dietmar Fey:
Transformation of a 2-D VLSI Systolic Adder Circuit in 3-D Circuits Using Optical Interconnections. Euro-Par, Vol. II 1996: 478-485 - [c2]Bernd Kasche, Dietmar Fey:
Principles for Optoelectronic 3D Architectures and Correponding Algorithms to Calculate Standard Functions. Parcella 1996: 59-66 - 1994
- [b2]Werner Erhard, Dietmar Fey:
Parallele digitale optische Recheneinheiten - Modellierung, Simulation und Bewertung. Teubner 1994, ISBN 978-3-519-02293-0, pp. 1-293 - 1993
- [b1]Dietmar Fey:
Modellierung, Simulation und Bewertung paralleler digitaler optischer Systeme. University of Erlangen-Nuremberg, Germany, 1993, pp. 1-227 - 1992
- [c1]Dietmar Fey, Konrad Zürl, A. Hetzner:
Architekturkonzepte für massiv-parallele, opto-elektronische Rechnersysteme. ARCS 1992: 165-176
Coauthor Index
[c144] [c137] [j33] [j32] [c135] [c133] [c131] [c126] [c124] [j28] [j27] [c123] [c121] [c120] [j25] [j23] [c117] [c115] [c114] [c113] [c109] [c108] [j17] [j16] [c105] [c104] [c101] [c100] [c97] [c94] [c92] [c90] [c89] [c88] [c87] [j14] [c79] [c77] [c75] [c74] [c69] [i6] [i5] [j13] [c65] [c61] [c60] [j10] [c53] [c51] [c45] [p2] [c35] [c31]
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from 
to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the 
of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from 
, 
, and 
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from 
.
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-10-15 21:38 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
