default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDAkira Matsuzawa
Person information
SPARQL queries 
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
showing all ?? records
2020 – today
- 2023
[j104]Akira Matsuzawa:
Sampling circuit issues in A/D converters and challenges for the solution. IEICE Electron. Express 20(13): 20232001 (2023)- [j103]Akira Matsuzawa:
A Brief History of Nyquist Analog-to-Digital Converters. IEICE Trans. Electron. 106(10): 493-505 (2023) - [c98]Akira Matsuzawa:
Shape the World with Mixed-Signal Integrated Circuits - Past, Present, and Future. ISSCC 2023: 13-22
2010 – 2019
- 2019
- [j102]Zule Xu, Anugerah Firdauzi
, Masaya Miyahara, Kenichi Okada, Akira Matsuzawa:
Type-I Digital Ring-Based PLL Using Loop Delay Compensation and ADC-Based Sampling Phase Detector. IEICE Trans. Electron. 102-C(7): 520-529 (2019) - [j101]Yun Wang, Bangan Liu, Rui Wu, Hanli Liu, Aravind Tharayil Narayanan, Jian Pang, Ning Li, Toru Yoshioka, Yuki Terashima, Haosheng Zhang, Dexian Tang, Makihiko Katsuragi, Daeyoung Lee, Sung Tae Choi, Kenichi Okada, Akira Matsuzawa:
A 60-GHz 3.0-Gb/s Spectrum Efficient BPOOK Transceiver for Low-Power Short-Range Wireless in 65-nm CMOS. IEEE J. Solid State Circuits 54(5): 1363-1374 (2019) - [c97]Akira Matsuzawa:
A Universal ADC for Sensor Applications. 3DIC 2019: 1-4 - 2018
- [j100]Akira Matsuzawa, Masaya Miyahara:
SAR+ΔΣ ADCs with open-loop integrator using dynamic amplifier. IEICE Electron. Express 15(5) (2018) - [j99]Korkut Kaan Tokgoz, Seitaro Kawai, Kenichi Okada, Akira Matsuzawa:
Design of low-loss 60 GHz integrated antenna switch in 65 nm CMOS. IEICE Electron. Express 15(7): 20180067 (2018) - [j98]Bangan Liu, Yun Wang, Jian Pang, Haosheng Zhang, Dongsheng Yang, Aravind Tharayil Narayanan, Dae Young Lee, Sung Tae Choi, Rui Wu, Kenichi Okada, Akira Matsuzawa:
A Low-Power Pulse-Shaped Duobinary ASK Modulator for IEEE 802.11ad Compliant 60GHz Transmitter in 65nm CMOS. IEICE Trans. Electron. 101-C(2): 126-134 (2018) - [j97]Hanli Liu, Teerachot Siriburanon, Kengo Nakata, Wei Deng, Ju Ho Son, Dae Young Lee, Kenichi Okada, Akira Matsuzawa:
A 28-GHz Fractional-N Frequency Synthesizer with Reference and Frequency Doublers for 5G Mobile Communications in 65nm CMOS. IEICE Trans. Electron. 101-C(4): 187-196 (2018) - [j96]Tohru Kaneko, Yuya Kimura, Masaya Miyahara, Akira Matsuzawa:
A 72.4dB-SNDR 20MHz-Bandwidth Continuous-Time ΔΣ ADC with High-Linearity Gm-Cells. IEICE Trans. Electron. 101-C(4): 197-205 (2018) - [j95]Abdel Martinez Alonso, Masaya Miyahara, Akira Matsuzawa:
A 7GS/s Complete-DDFS-Solution in 65nm CMOS. IEICE Trans. Electron. 101-C(4): 206-217 (2018) - [j94]Tohru Kaneko, Koji Hirose, Akira Matsuzawa:
A Consideration of Threshold Voltage Mismatch Effects and a Calibration Technique for Current Mirror Circuits. IEICE Trans. Electron. 101-C(4): 224-232 (2018) - [j93]Abdel Martinez Alonso, Masaya Miyahara, Akira Matsuzawa:
A 12.8-ns-Latency DDFS MMIC With Frequency, Phase, and Amplitude Modulations in 65-nm CMOS. IEEE J. Solid State Circuits 53(10): 2840-2849 (2018) - [c96]Bangan Liu, Huy Cu Ngo, Kengo Nakata, Wei Deng, Yuncheng Zhang, Junjun Qiu, Toru Yoshioka, Jun Emmei, Haosheng Zhang, Jian Pang, Aravind Tharayil Narayanan, Dongsheng Yang, Hanli Liu, Kenichi Okada, Akira Matsuzawa:
A 1.2ps-jitter fully-synthesizable fully-calibrated fractional-N injection-locked PLL using true arbitrary nonlinearity calibration technique. CICC 2018: 1-4 - [c95]Jian Sen Teh, Liter Siek, Abdel Martinez Alonso, Anugerah Firdauzi, Akira Matsuzawa:
A 14-b, 850fs Fully Synthesizable Stochastic-Based Branching Time-to-Digital Converter in 65nm CMOS. ISCAS 2018: 1-5 - [c94]Korkut Kaan Tokgoz, Shotaro Maki, Jian Pang, Noriaki Nagashima, Ibrahim Abdo, Seitaro Kawai, Takuya Fujimura, Yoichi Kawano, Toshihide Suzuki, Taisuke Iwai, Kenichi Okada, Akira Matsuzawa:
A 120Gb/s 16QAM CMOS millimeter-wave wireless transceiver. ISSCC 2018: 168-170 - [c93]Hanli Liu, Dexian Tang, Zheng Sun, Wei Deng, Huy Cu Ngo, Kenichi Okada, Akira Matsuzawa:
A 0.98mW fractional-N ADPLL using 10b isolated constant-slope DTC with FOM of -246dB for IoT applications in 65nm CMOS. ISSCC 2018: 246-248 - [c92]Hanli Liu, Zheng Sun, Dexian Tang, Hongye Huang, Tohru Kaneko, Wei Deng, Rui Wu, Kenichi Okada, Akira Matsuzawa:
An ADPLL-centric bluetooth low-energy transceiver with 2.3mW interference-tolerant hybrid-loop receiver and 2.9mW single-point polar transmitter in 65nm CMOS. ISSCC 2018: 444-446 - [c91]Masaya Miyahara, Yukiya Endo, Kenichi Okada, Akira Matsuzawa:
A 64μs Start-Up 26/40MHz Crystal Oscillator with Negative Resistance Boosting Technique Using Reconfigurable Multi-Stage Amplifier. VLSI Circuits 2018: 115-116 - 2017
- [j92]Aravind Tharayil Narayanan, Wei Deng, Dongsheng Yang, Rui Wu, Kenichi Okada, Akira Matsuzawa:
A Fully-Synthesizable 10.06Gbps 16.1mW Injection-Locked CDR in 28nm FDSOI. IEICE Trans. Electron. 100-C(3): 259-267 (2017) - [j91]Tohru Kaneko, Yuya Kimura, Masaya Miyahara, Akira Matsuzawa:
A Wide Bandwidth Current Mode Filter Technique Using High Power Efficiency Current Amplifiers with Complementary Input. IEICE Trans. Electron. 100-C(6): 539-547 (2017) - [j90]Anugerah Firdauzi, Zule Xu, Masaya Miyahara, Akira Matsuzawa:
High Resolution Mixed-Domain Delta-Sigma Time-to-Digital Converter Using Compensated Charge-Pump Integrator. IEICE Trans. Electron. 100-C(6): 548-559 (2017) - [j89]Yun Wang, Makihiko Katsuragi, Kenichi Okada, Akira Matsuzawa:
A 20-GHz Differential Push-Push VCO for 60-GHz Frequency Synthesizer toward 256 QAM Wireless Transmission in 65-nm CMOS. IEICE Trans. Electron. 100-C(6): 568-575 (2017) - [j88]Mitsutoshi Sugawara, Zule Xu, Akira Matsuzawa:
Physical-Weight-Based Measurement Methodology Suppressing Noise or Reducing Test Time for High-Resolution Low-Speed ADCs. IEICE Trans. Electron. 100-C(6): 576-583 (2017) - [j87]Rui Wu, Ryo Minami, Yuuki Tsukui, Seitaro Kawai, Yuuki Seo, Shinji Sato, Kento Kimura, Satoshi Kondo, Tomohiro Ueno, Nurul Fajri, Shoutarou Maki, Noriaki Nagashima, Yasuaki Takeuchi, Tatsuya Yamaguchi, Ahmed Musa, Korkut Kaan Tokgoz, Teerachot Siriburanon, Bangan Liu, Yun Wang, Jian Pang, Ning Li, Masaya Miyahara, Kenichi Okada, Akira Matsuzawa:
64-QAM 60-GHz CMOS Transceivers for IEEE 802.11ad/ay. IEEE J. Solid State Circuits 52(11): 2871-2891 (2017) - [c90]Akira Matsuzawa, Masaya Miyahara:
SAR+ΔΣ ADC with open-loop integrator using dynamic amplifier. ASICON 2017: 24-27 - [c89]Rui Wu, Ryo Minami, Yuuki Tsukui, Seitaro Kawai, Yuuki Seo, Shinji Sato, Kento Kimura, Satoshi Kondo, Tomohiro Ueno, Nurul Fajri, Shoutarou Maki, Noriaki Nagashima, Yasuaki Takeuchi, Tatsuya Yamaguchi, Ahmed Musa, Korkut Kaan Tokgoz, Teerachot Siriburanon, Bangan Liu, Yun Wang, Jian Pang, Ning Li, Masaya Miyahara, Kenichi Okada, Akira Matsuzawa:
Ultra-high-data-rate 60-GHz CMOS transceiver for future radio access network. ASICON 2017: 1025-1028 - [c88]Korkut Kaan Tokgoz, Shotaro Maki, Seitarou Kawai, Noriaki Nagashima, Yoichi Kawano, Toshihide Suzuki, Taisuke Iwai, Kenichi Okada, Akira Matsuzawa:
W-band ultra-high data-rate 65nm CMOS wireless transceiver. ASP-DAC 2017: 5-6 - [c87]Dongsheng Yang, Wei Deng, Bangan Liu, Aravind Tharayil Narayanan, Teerachot Siriburanon, Kenichi Okada, Akira Matsuzawa:
An HDL-synthesized injection-locked PLL using LC-based DCO for on-chip clock generation. ASP-DAC 2017: 13-14 - [c86]Abdel Martinez Alonso, Masaya Miyahara, Akira Matsuzawa:
A high-speed DDFS MMIC with frequency, phase and amplitude modulations in 65nm CMOS. A-SSCC 2017: 181-184 - [c85]Masaya Miyahara, Akira Matsuzawa:
An 84 dB dynamic range 62.5-625 kHz bandwidth clock-scalable noise-shaping SAR ADC with open-loop integrator using dynamic amplifier. CICC 2017: 1-4 - [c84]Tuan Minh Vo, Akira Matsuzawa:
An automatic dynamic range adaptation algorithm for capacitive sensor interface circuits. ECCTD 2017: 1-4 - [c83]Abdel Martinez Alonso, Masaya Miyahara, Akira Matsuzawa:
A 7GS/s direct digital frequency synthesizer with a two-times interleaved RDAC in 65nm CMOS. ESSCIRC 2017: 151-154 - [c82]Huy Cu Ngo, Kengo Nakata, Toru Yoshioka, Yuki Terashima, Kenichi Okada, Akira Matsuzawa:
8.5 A 0.42ps-jitter -241.7dB-FOM synthesizable injection-locked PLL with noise-isolation LDO. ISSCC 2017: 150-151 - [c81]Jian Pang, Shotaro Maki, Seitarou Kawai, Noriaki Nagashima, Yuuki Seo, Masato Dome, Hisashi Kato, Makihiko Katsuragi, Kento Kimura, Satoshi Kondo, Yuki Terashima, Hanli Liu, Teerachot Siriburanon, Aravind Tharayil Narayanan, Nurul Fajri, Tohru Kaneko, Toru Yoshioka, Bangan Liu, Yun Wang, Rui Wu, Ning Li, Korkut Kaan Tokgoz, Masaya Miyahara, Kenichi Okada, Akira Matsuzawa:
24.9 A 128-QAM 60GHz CMOS transceiver for IEEE802.11ay with calibration of LO feedthrough and I/Q imbalance. ISSCC 2017: 424-425 - 2016
- [j86]Zhijie Chen, Masaya Miyahara, Akira Matsuzawa:
Fully Passive Noise Shaping Techniques in a Charge-Redistribution SAR ADC. IEICE Trans. Electron. 99-C(6): 623-631 (2016) - [j85]Dongsheng Yang, Tomohiro Ueno, Wei Deng, Yuki Terashima, Kengo Nakata, Aravind Tharayil Narayanan, Rui Wu, Kenichi Okada, Akira Matsuzawa:
A 0.0055mm2 480µW Fully Synthesizable PLL Using Stochastic TDC in 28nm FDSOI. IEICE Trans. Electron. 99-C(6): 632-640 (2016) - [j84]Lilan Yu, Masaya Miyahara, Akira Matsuzawa:
Highly Linear Open-Loop Amplifiers Using Nonlinearity Cancellation and Gain Adapting Techniques. IEICE Trans. Electron. 99-C(6): 641-650 (2016) - [j83]Zhijie Chen, Masaya Miyahara, Akira Matsuzawa:
A 9.35-ENOB, 14.8 fJ/conv.-step Fully-Passive Noise-Shaping SAR ADC. IEICE Trans. Electron. 99-C(8): 963-973 (2016) - [j82]Abdel Martinez Alonso, Masaya Miyahara, Akira Matsuzawa:
A 10-bit 6.8-GS/s Direct Digital Frequency Synthesizer Employing Complementary Dual-Phase Latch-Based Architecture. IEICE Trans. Electron. 99-C(10): 1200-1210 (2016) - [j81]Mitsutoshi Sugawara, Kenji Mori, Zule Xu, Masaya Miyahara, Kenichi Okada, Akira Matsuzawa:
Synthesis and Automatic Layout of Resistive Digital-to-Analog Converter Based on Mixed-Signal Slice Cell. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. 99-A(12): 2435-2443 (2016) - [j80]Yu Hou, Zhijie Chen, Masaya Miyahara, Akira Matsuzawa:
A Design of Op-Amp Free SAR-VCO Hybrid ADC with 2nd-Order Noise Shaping in 65nm CMOS Technology. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. 99-A(12): 2473-2482 (2016) - [j79]Teerachot Siriburanon, Satoshi Kondo, Makihiko Katsuragi, Hanli Liu, Kento Kimura, Wei Deng, Kenichi Okada, Akira Matsuzawa:
A Low-Power Low-Noise mm-Wave Subsampling PLL Using Dual-Step-Mixing ILFD and Tail-Coupling Quadrature Injection-Locked Oscillator for IEEE 802.11ad. IEEE J. Solid State Circuits 51(5): 1246-1260 (2016) - [j78]Teerachot Siriburanon, Satoshi Kondo, Kento Kimura, Tomohiro Ueno, Satoshi Kawashima, Tohru Kaneko, Wei Deng, Masaya Miyahara, Kenichi Okada, Akira Matsuzawa:
A 2.2 GHz -242dB-FOM 4.2 mW ADC-PLL Using Digital Sub-Sampling Architecture. IEEE J. Solid State Circuits 51(6): 1385-1397 (2016) - [j77]Aravind Tharayil Narayanan, Makihiko Katsuragi, Kento Kimura, Satoshi Kondo, Korkut Kaan Tokgoz, Kengo Nakata, Wei Deng, Kenichi Okada, Akira Matsuzawa:
A Fractional-N Sub-Sampling PLL using a Pipelined Phase-Interpolator With an FoM of -250 dB. IEEE J. Solid State Circuits 51(7): 1630-1640 (2016) - [j76]Lilan Yu, Masaya Miyahara, Akira Matsuzawa:
A 9-bit 1.8 GS/s 44 mW Pipelined ADC Using Linearized Open-Loop Amplifiers. IEEE J. Solid State Circuits 51(10): 2210-2221 (2016) - [j75]Zule Xu, Masaya Miyahara, Kenichi Okada, Akira Matsuzawa:
A 3.6 GHz Low-Noise Fractional-N Digital PLL Using SAR-ADC-Based TDC. IEEE J. Solid State Circuits 51(10): 2345-2356 (2016) - [c80]Dongsheng Yang, Wei Deng, Aravind Tharayil Narayanan, Kengo Nakata, Teerachot Siriburanon, Kenichi Okada, Akira Matsuzawa:
An automatic place-and-routed two-stage fractional-N injection-locked PLL using soft injection. ASP-DAC 2016: 1-2 - [c79]Aravind Tharayil Narayanan, Makihiko Katsuragi, Kengo Nakata, Yuki Terashima, Kenichi Okada, Akira Matsuzawa:
A noise reduction technique for divider-less fractional-N frequency synthesizer using phase-interpolation technique. ASP-DAC 2016: 5-6 - [c78]Lilan Yu, Masaya Miyahara, Akira Matsuzawa:
A 9-bit 500-MS/s 6.0-mW dynamic pipelined ADC using time-domain linearized dynamic amplifiers. A-SSCC 2016: 65-68 - [c77]Rui Wu, Jian Pang, Yuuki Seo, Kento Kimura, Seitaro Kawai, Shinji Sato, Satoshi Kondo, Tomohiro Ueno, Nurul Fajri, Yasuaki Takeuchi, Tatsuya Yamaguchi, Ahmed Musa, Masaya Miyahara, Kenichi Okada, Akira Matsuzawa:
An LO-buffer-less 60-GHz CMOS transmitter with oscillator pulling mitigation. A-SSCC 2016: 109-112 - [c76]Zhijie Chen, Masaya Miyahara, Akira Matsuzawa:
A 2nd order fully-passive noise-shaping SAR ADC with embedded passive gain. A-SSCC 2016: 309-312 - [c75]Dongsheng Yang, Wei Deng, Bangan Liu, Teerachot Siriburanon, Kenichi Okada, Akira Matsuzawa:
An LC-DCO based synthesizable injection-locked PLL with an FoM of -250.3dB. ESSCIRC 2016: 197-200 - [c74]Zule Xu, Anugerah Firdauzi, Masaya Miyahara, Kenichi Okada, Akira Matsuzawa:
A 2 GHz 3.1 mW type-I digital ring-based PLL. ESSCIRC 2016: 205-208 - [c73]Zhijie Chen, Masaya Miyahara, Akira Matsuzawa:
A stability-improved single-opamp third-order ΣΔ modulator by using a fully-passive noise-shaping SAR ADC and passive adder. ESSCIRC 2016: 249-252 - [c72]Tohru Kaneko, Yuya Kimura, Koji Hirose, Masaya Miyahara, Akira Matsuzawa:
A 76-dB-DR 6.8-mW 20-MHz bandwidth CT ΔΣ ADC with a high-linearity Gm-C filter. ESSCIRC 2016: 253-256 - [c71]Anugerah Firdauzi, Zule Xu, Masaya Miyahara, Akira Matsuzawa:
A 74.9 dB SNDR 1 MHz bandwidth 0.9 mW delta-sigma time-to-digital converter using charge pump and SAR ADC. ISCAS 2016: 57-60 - [c70]Korkut Kaan Tokgoz, Shotaro Maki, Seitaro Kawai, Noriaki Nagashima, Jun Emmei, Masato Dome, Hisashi Kato, Jian Pang, Yoichi Kawano, Toshihide Suzuki, Taisuke Iwai, Yuuki Seo, Kimsrun Lim, Shinji Sato, Ning Li, Kengo Nakata, Kenichi Okada, Akira Matsuzawa:
13.3 A 56Gb/s W-band CMOS wireless transceiver. ISSCC 2016: 242-243 - [c69]Rui Wu, Seitaro Kawai, Yuuki Seo, Nurul Fajri, Kento Kimura, Shinji Sato, Satoshi Kondo, Tomohiro Ueno, Teerachot Siriburanon, Shoutarou Maki, Bangan Liu, Yun Wang, Noriaki Nagashima, Masaya Miyahara, Kenichi Okada, Akira Matsuzawa:
13.6 A 42Gb/s 60GHz CMOS transceiver for IEEE 802.11ay. ISSCC 2016: 248-249 - 2015
- [j74]Dongsheng Yang, Wei Deng, Aravind Tharayil Narayanan, Rui Wu, Bangan Liu, Kenichi Okada, Akira Matsuzawa:
A fully synthesizable injection-locked PLL with feedback current output DAC in 28 nm FDSOI. IEICE Electron. Express 12(15): 20150531 (2015) - [j73]Korkut Kaan Tokgoz, Kimsrun Lim, Seitarou Kawai, Nurul Fajri, Kenichi Okada, Akira Matsuzawa:
Characterization of Crossing Transmission Line Using Two-Port Measurements for Millimeter-Wave CMOS Circuit Design. IEICE Trans. Electron. 98-C(1): 35-44 (2015) - [j72]Yu Hou, Takamoto Watanabe, Masaya Miyahara, Akira Matsuzawa:
An All-Digital Reconfigurable Time-Domain ADC for Low-Voltage Sensor Interface in 65nm CMOS Technology. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. 98-A(2): 466-475 (2015) - [j71]Zule Xu, Seungjong Lee, Masaya Miyahara, Akira Matsuzawa:
Sub-Picosecond Resolution and High-Precision TDC for ADPLLs Using Charge Pump and SAR-ADC. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. 98-A(2): 476-484 (2015) - [j70]Rui Wu, Wei Deng, Shinji Sato, Takuichi Hirano, Ning Li, Takeshi Inoue, Hitoshi Sakane, Kenichi Okada, Akira Matsuzawa:
A 60-GHz CMOS Transmitter with Gain-Enhanced On-Chip Antenna for Short-Range Wireless Interconnections. IEICE Trans. Electron. 98-C(4): 304-314 (2015) - [j69]Tohru Kaneko, Masaya Miyahara, Akira Matsuzawa:
A Circuit Technique for Enhancing Gain of Complementary Input Operational Amplifier with High Power Efficiency. IEICE Trans. Electron. 98-C(4): 315-321 (2015) - [j68]Teerachot Siriburanon, Wei Deng, Kenichi Okada, Akira Matsuzawa:
A Constant-Current-Controlled Class-C Voltage-Controlled Oscillator using Self-Adjusting Replica Bias Circuit. IEICE Trans. Electron. 98-C(6): 471-479 (2015) - [j67]Kento Kimura, Aravind Tharayil Narayanan, Kenichi Okada, Akira Matsuzawa:
An AM-PM Noise Mitigation Technique in Class-C VCO. IEICE Trans. Electron. 98-C(12): 1161-1170 (2015) - [j66]Wei Deng, Dongsheng Yang, Tomohiro Ueno, Teerachot Siriburanon, Satoshi Kondo, Kenichi Okada, Akira Matsuzawa:
A Fully Synthesizable All-Digital PLL With Interpolative Phase Coupled Oscillator, Current-Output DAC, and Fine-Resolution Digital Varactor Using Gated Edge Injection Technique. IEEE J. Solid State Circuits 50(1): 68-80 (2015) - [j65]James Lin, Daehwa Paik, Seungjong Lee, Masaya Miyahara, Akira Matsuzawa:
An Ultra-Low-Voltage 160 MS/s 7 Bit Interpolated Pipeline ADC Using Dynamic Amplifiers. IEEE J. Solid State Circuits 50(6): 1399-1411 (2015) - [j64]James Lin, Ibuki Mano, Masaya Miyahara, Akira Matsuzawa:
Ultralow-Voltage High-Speed Flash ADC Design Strategy Based on FoM-Delay Product. IEEE Trans. Very Large Scale Integr. Syst. 23(8): 1518-1527 (2015) - [c68]Abdel Martinez Alonso, Masaya Miyahara, Akira Matsuzawa:
A novel direct digital frequency synthesizer employing complementary dual-phase latch-based architecture. ASICON 2015: 1-4 - [c67]Akira Matsuzawa:
Automated design strategy for high performance mixed signal circuits. ASICON 2015: 1-4 - [c66]Dongsheng Yang, Wei Deng, Tomohiro Ueno, Teerachot Siriburanon, Satoshi Kondo, Kenichi Okada, Akira Matsuzawa:
An HDL-synthesized gated-edge-injection PLL with a current output DAC. ASP-DAC 2015: 2-3 - [c65]Aravind Tharayil Narayanan, Wei Deng, Kenichi Okada, Akira Matsuzawa:
A tail-current modulated VCO with adaptive-bias scheme. ASP-DAC 2015: 36-37 - [c64]Teerachot Siriburanon, Tomohiro Ueno, Kento Kimura, Satoshi Kondo, Wei Deng, Kenichi Okada, Akira Matsuzawa:
A 58.3-to-65.4 GHz 34.2 mW sub-harmonically injection-locked PLL with a sub-sampling phase detection. ASP-DAC 2015: 42-43 - [c63]Zule Xu, Masaya Miyahara, Akira Matsuzawa:
A 3.6 GHz fractional-N digital PLL using SAR-ADC-based TDC with-110 dBc/Hz in-band phase noise. A-SSCC 2015: 1-4 - [c62]Lilan Yu, Masaya Miyahara, Akira Matsuzawa:
A 9-bit 1.8-GS/s pipelined ADC using linearized open-loop amplifiers. A-SSCC 2015: 1-4 - [c61]Teerachot Siriburanon, Hanli Liu, Kengo Nakata, Wei Deng, Ju Ho Son, Dae Young Lee, Kenichi Okada, Akira Matsuzawa:
A 28-GHz fractional-N frequency synthesizer with reference and frequency doublers for 5G cellular. ESSCIRC 2015: 76-79 - [c60]Aravind Tharayil Narayanan, Makihiko Katsuragi, Kento Kimura, Satoshi Kondo, Korkut Kaan Tokgoz, Kengo Nakata, Wei Deng, Kenichi Okada, Akira Matsuzawa:
A fractional-N sub-sampling PLL using a pipelined phase-interpolator with a FoM of -246dB. ESSCIRC 2015: 380-383 - [c59]Ning Li, Takeshi Inoue, Takuichi Hirano, Jian Pang, Rui Wu, Kenichi Okada, Hitoshi Sakane, Akira Matsuzawa:
Substrate noise isolation improvement by helium-3 ion irradiation technique in a triple-well CMOS process. ESSDERC 2015: 254-257 - [c58]Akira Matsuzawa:
High data rate 60 GHz CMOS transceiver design. ISPACS 2015: 1-6 - [c57]Wei Deng, Dongsheng Yang, Aravind Tharayil Narayanan, Kengo Nakata, Teerachot Siriburanon, Kenichi Okada, Akira Matsuzawa:
14.1 A 0.048mm2 3mW synthesizable fractional-N PLL with a soft injection-locking technique. ISSCC 2015: 1-3 - [c56]Teerachot Siriburanon, Satoshi Kondo, Kento Kimura, Tomohiro Ueno, Satoshi Kawashima, Tohru Kaneko, Wei Deng, Masaya Miyahara, Kenichi Okada, Akira Matsuzawa:
25.2 A 2.2GHz -242dB-FOM 4.2mW ADC-PLL using digital sub-sampling architecture. ISSCC 2015: 1-3 - [c55]Rui Wu, Seitaro Kawai, Yuuki Seo, Kento Kimura, Shinji Sato, Satoshi Kondo, Tomohiro Ueno, Nurul Fajri, Shoutarou Maki, Noriaki Nagashima, Yasuaki Takeuchi, Tatsuya Yamaguchi, Ahmed Musa, Masaya Miyahara, Kenichi Okada, Akira Matsuzawa:
19.5 An HCI-healing 60GHz CMOS transceiver. ISSCC 2015: 1-3 - [c54]Zhijie Chen, Masaya Miyahara, Akira Matsuzawa:
A 9.35-ENOB, 14.8 fJ/conv.-step fully-passive noise-shaping SAR ADC. VLSIC 2015: 64- - 2014
- [j63]Sanroku Tsukamoto, Masaya Miyahara, Akira Matsuzawa:
A 7-bit 1-GS/s Flash ADC with Background Calibration. IEICE Trans. Electron. 97-C(4): 298-307 (2014) - [j62]Jeonghoon Han, Masaya Miyahara, Akira Matsuzawa:
Injection Locked Charge-Pump PLL with a Replica of the Ring Oscillator. IEICE Trans. Electron. 97-C(4): 316-324 (2014) - [j61]Rui Wu, Yuuki Tsukui, Ryo Minami, Kenichi Okada, Akira Matsuzawa:
A Variable-Supply-Voltage 60-GHz PA with Consideration of HCI Issues for TDD Operation. IEICE Trans. Electron. 97-C(8): 803-812 (2014) - [j60]James Lin, Masaya Miyahara, Akira Matsuzawa:
An Ultra-Low-Voltage, Wide Signal Swing, and Clock-Scalable Dynamic Amplifier Using a Common-Mode Detection Technique. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. 97-A(12): 2400-2410 (2014) - [j59]Ahmed Musa, Wei Deng, Teerachot Siriburanon, Masaya Miyahara, Kenichi Okada, Akira Matsuzawa:
A Compact, Low-Power and Low-Jitter Dual-Loop Injection Locked PLL Using All-Digital PVT Calibration. IEEE J. Solid State Circuits 49(1): 50-60 (2014) - [j58]Wei Deng, Shoichi Hara, Ahmed Musa, Kenichi Okada, Akira Matsuzawa:
A Compact and Low-Power Fractionally Injection-Locked Quadrature Frequency Synthesizer Using a Self-Synchronized Gating Injection Technique for Software-Defined Radios. IEEE J. Solid State Circuits 49(9): 1984-1994 (2014) - [c53]Wei Deng, Ahmed Musa, Teerachot Siriburanon, Masaya Miyahara, Kenichi Okada, Akira Matsuzawa:
A dual-loop injection-locked PLL with all-digital background calibration system for on-chip clock generation. ASP-DAC 2014: 21-22 - [c52]Teerachot Siriburanon, Wei Deng, Kenichi Okada, Akira Matsuzawa:
A swing-enhanced current-reuse class-C VCO with dynamic bias control circuits. ASP-DAC 2014: 25-26 - [c51]James Lin, Zule Xu, Masaya Miyahara, Akira Matsuzawa:
A 0.5-to-1 V 9-bit 15-to-90 MS/s digitally interpolated pipelined-SAR ADC using dynamic amplifier. A-SSCC 2014: 85-88 - [c50]Rui Wu, Qinghong Bu, Wei Deng, Kenichi Okada, Akira Matsuzawa:
A 0.015-mm2 60-GHz reconfigurable wake-up receiver by reusing multi-stage LNAs. A-SSCC 2014: 181-184 - [c49]Aravind Tharayil Narayanan, Wei Deng, Dongsheng Yang, Rui Wu, Kenichi Okada, Akira Matsuzawa:
A 0.011 mm2 PVT-robust fully-synthesizable CDR with a data rate of 10.05 Gb/s in 28nm FD SOI. A-SSCC 2014: 285-288 - [c48]Aravind Tharayil Narayanan, Kento Kimura, Wei Deng, Kenichi Okada, Akira Matsuzawa:
A pulse-driven LC-VCO with a figure-of-merit of -192dBc/Hz. ESSCIRC 2014: 343-346 - [c47]Takamoto Watanabe, Yu Hou, Masaya Miyahara, Akira Matsuzawa:
All-digital 0.016mm2 reconfigurable sensor-ADC using 4CKES-TAD in 65nm digital CMOS. ICECS 2014: 21-24 - [c46]Tomohito Terasawa, Yuji Kamiya, Hiroyuki Kawashima, Kenichiro Imai, Masanobu Suzuki, Takamoto Watanabe, Nobuyuki Taguchi, Manabu Sawada, Yu Hou, Yoshiyuki Hirooka, Hong Phuc Ninh, Masaya Miyahara, Akira Matsuzawa:
Radio receiver front-end using time-based all-digital ADC (TAD). ICECS 2014: 471-473 - [c45]Wei Deng, Dongsheng Yang, Tomohiro Ueno, Teerachot Siriburanon, Satoshi Kondo, Kenichi Okada, Akira Matsuzawa:
15.1 A 0.0066mm2 780μW fully synthesizable PLL with a current-output DAC and an interpolative phase-coupled oscillator using edge-injection technique. ISSCC 2014: 266-267 - [c44]Kenichi Okada, Ryo Minami, Yuuki Tsukui, Seitaro Kawai, Yuuki Seo, Shinji Sato, Satoshi Kondo, Tomohiro Ueno, Yasuaki Takeuchi, Tatsuya Yamaguchi, Ahmed Musa, Rui Wu, Masaya Miyahara, Akira Matsuzawa:
20.3 A 64-QAM 60GHz CMOS transceiver with 4-channel bonding. ISSCC 2014: 346-347 - [c43]Masaya Miyahara, Ibuki Mano, Masaaki Nakayama, Kenichi Okada, Akira Matsuzawa:
22.6 A 2.2GS/s 7b 27.4mW time-based folding-flash ADC with resistively averaged voltage-to-time amplifiers. ISSCC 2014: 388-389 - 2013
- [j57]Hyunui Lee, Yusuke Asada, Masaya Miyahara, Akira Matsuzawa:
A 6 bit, 7 mW, 700 MS/s Subranging ADC Using CDAC and Gate-Weighted Interpolation. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. 96-A(2): 422-433 (2013) - [j56]Fei Li, Masaya Miyahara, Akira Matsuzawa:
Design of CMOS Low-Noise Analog Circuits for Particle Detector Pixel Readout LSIs. IEICE Trans. Electron. 96-C(4): 568-576 (2013) - [j55]Ahmed Musa, Kenichi Okada, Akira Matsuzawa:
A Study of Stability and Phase Noise of Tail Capacitive-Feedback VCOs. IEICE Trans. Electron. 96-C(4): 577-585 (2013) - [j54]Teerachot Siriburanon, Takahiro Sato, Ahmed Musa, Wei Deng, Kenichi Okada, Akira Matsuzawa:
A 20 GHz Push-Push Voltage-Controlled Oscillator Using Second-Harmonic Peaking Technique for a 60 GHz Frequency Synthesizer. IEICE Trans. Electron. 96-C(6): 804-812 (2013) - [j53]Masao Takayama, Shiro Dosho, Noriaki Takeda, Masaya Miyahara, Akira Matsuzawa:
A Time-Domain Architecture and Design Method of High Speed A-to-D Converters with Standard Cells. IEICE Trans. Electron. 96-C(6): 813-819 (2013) - [j52]Hyunui Lee, Masaya Miyahara, Akira Matsuzawa:
Design of Interpolated Pipeline ADC Using Low-Gain Open-Loop Amplifiers. IEICE Trans. Electron. 96-C(6): 838-849 (2013) - [j51]Fei Li, Masaya Miyahara, Akira Matsuzawa:
A Low-Noise High-Dynamic Range Charge Sensitive Amplifier for Gas Particle Detector Pixel Readout LSIs. IEICE Trans. Electron. 96-C(6): 903-911 (2013) - [j50]Hyunui Lee, Masaya Miyahara, Akira Matsuzawa:
A 12-bit Interpolated Pipeline ADC Using Body Voltage Controlled Amplifier. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. 96-A(12): 2508-2515 (2013) - [j49]Kenichi Okada, Keitarou Kondou, Masaya Miyahara, Masashi Shinagawa, Hiroki Asada, Ryo Minami, Tatsuya Yamaguchi, Ahmed Musa, Yuuki Tsukui, Yasuo Asakura, Shinya Tamonoki, Hiroyuki Yamagishi, Yasufumi Hino, Takahiro Sato, Hironori Sakaguchi, Naoki Shimasaki, Toshihiko Ito, Yasuaki Takeuchi, Ning Li, Qinghong Bu, Rui Murakami, Keigo Bunsen, Kota Matsushita, Makoto Noda, Akira Matsuzawa:
Full Four-Channel 6.3-Gb/s 60-GHz CMOS Transceiver With Low-Power Analog and Digital Baseband Circuitry. IEEE J. Solid State Circuits 48(1): 46-65 (2013) - [j48]Wei Deng, Kenichi Okada, Akira Matsuzawa:
Class-C VCO With Amplitude Feedback Loop for Robust Start-Up and Enhanced Oscillation Swing. IEEE J. Solid State Circuits 48(2): 429-440 (2013) - [j47]Wei Deng, Teerachot Siriburanon, Ahmed Musa, Kenichi Okada, Akira Matsuzawa:
A Sub-Harmonic Injection-Locked Quadrature Frequency Synthesizer With Frequency Calibration Scheme for Millimeter-Wave TDD Transceivers. IEEE J. Solid State Circuits 48(7): 1710-1720 (2013) - [c42]Seitaro Kawai, Ryo Minami, Ahmed Musa, Takahiro Sato, Ning Li, Tatsuya Yamaguchi, Yasuaki Takeuchi, Yuki Tsukui, Kenichi Okada, Akira Matsuzawa:
A full 4-channel 60 GHz direct-conversion transceiver. ASP-DAC 2013: 95-96 - [c41]Teerachot Siriburanon, Wei Deng, Ahmed Musa, Kenichi Okada, Akira Matsuzawa:
A sub-harmonic injection-locked frequency synthesizer with frequency calibration scheme for use in 60GHz TDD transceivers. ASP-DAC 2013: 97-98 - [c40]Wei Deng, Ahmed Musa, Kenichi Okada, Akira Matsuzawa:
A fractional-N harmonic injection-locked frequency synthesizer with 10MHz-6.6GHz quadrature outputs for software-defined radios. ASP-DAC 2013: 99-100 - [c39]James Lin, Daehwa Paik, Seungjong Lee, Masaya Miyahara, Akira Matsuzawa:
A 0.55 V 7-bit 160 MS/s interpolated pipeline ADC using dynamic amplifiers. CICC 2013: 1-4 - [c38]Zule Xu, Seungjong Lee, Masaya Miyahara, Akira Matsuzawa:
A 0.84ps-LSB 2.47mW time-to-digital converter using charge pump and SAR-ADC. CICC 2013: 1-4 - [c37]Teerachot Siriburanon, Wei Deng, Ahmed Musa, Kenichi Okada, Akira Matsuzawa:
A 13.2% locking-range divide-by-6, 3.1mW, ILFD using even-harmonic-enhanced direct injection technique for millimeter-wave PLLs. ESSCIRC 2013: 403-406 - [c36]Wei Deng, Ahmed Musa, Teerachot Siriburanon, Masaya Miyahara, Kenichi Okada, Akira Matsuzawa:
A 0.022mm2 970µW dual-loop injection-locked PLL with -243dB FOM using synthesizable all-digital PVT calibration circuits. ISSCC 2013: 248-249 - [c35]Yuki Tsukui, Kenichi Okada, Akira Matsuzawa:
A 60 GHz up-conversion mixer using asymmetric layout with -41.1 dBc LO leakage. LASCAS 2013: 1-4 - [c34]Hyunui Lee, Masaya Miyahara, Akira Matsuzawa:
A 12-bit interpolated pipeline ADC using body voltage controlled amplifier. NEWCAS 2013: 1-4 - [c33]Zule Xu, Masaya Miyahara, Akira Matsuzawa:
A 1 ps-resolution integrator-based time-to-digital converter using a SAR-ADC in 90nm CMOS. NEWCAS 2013: 1-4 - 2012
- [j46]Jee Young Hong, Daisuke Imanishi, Kenichi Okada, Akira Matsuzawa:
Two-Stage Band-Selectable CMOS Power Amplifiers Using Inter-Stage Frequency Tuning. IEICE Trans. Electron. 95-C(2): 290-296 (2012) - [j45]Daehwa Paik, Masaya Miyahara, Akira Matsuzawa:
An Analysis on a Dynamic Amplifier and Calibration Methods for a Pseudo-Differential Dynamic Comparator. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. 95-A(2): 456-470 (2012) - [j44]Ning Li, Keigo Bunsen, Naoki Takayama, Qinghong Bu, Toshihide Suzuki, Masaru Sato, Yoichi Kawano, Tatsuya Hirose, Kenichi Okada, Akira Matsuzawa:
A 24 dB Gain 51-68 GHz Common Source Low Noise Amplifier Using Asymmetric-Layout Transistors. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. 95-A(2): 498-505 (2012) - [j43]Kenichi Okada, You Nomiyama, Rui Murakami, Akira Matsuzawa:
A Dual-Conduction Class-C VCO for a Low Supply Voltage. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. 95-A(2): 506-514 (2012) - [j42]Qinghong Bu, Ning Li, Kenichi Okada, Akira Matsuzawa:
Evaluation of L-2L De-Embedding Method Considering Misalignment of Contact Position for Millimeter-Wave CMOS Circuit Design. IEICE Trans. Electron. 95-C(5): 942-948 (2012) - [j41]Hong Phuc Ninh, Masaya Miyahara, Akira Matsuzawa:
A 83-dB SFDR 10-MHz Bandwidth Continuous-Time Delta-Sigma Modulator Employing a One-Element-Shifting Dynamic Element Matching. IEICE Trans. Electron. 95-C(6): 1017-1025 (2012) - [j40]Wei Deng, Kenichi Okada, Akira Matsuzawa:
A 0.5-V, 0.05-to-3.2 GHz LC-Based Clock Generator for Substituting Ring Oscillators under Low-Voltage Condition. IEICE Trans. Electron. 95-C(7): 1285-1296 (2012) - [j39]Toshihiko Ito, Kenichi Okada, Akira Matsuzawa:
A Wideband Common-Gate Low-Noise Amplifier Using Capacitive Feedback. IEICE Trans. Electron. 95-C(10): 1666-1674 (2012) - [j38]Toshihiko Ito, Masaki Kanemaru, Satoshi Furuya, Dong Ta Ngoc Huy, Kenichi Okada, Akira Matsuzawa:
Inter-Stage Tunable Notch Filter for a Multi-Band WCDMA Receiver. IEICE Trans. Electron. 95-C(11): 1776-1782 (2012) - [j37]Yuji Gendai, Akira Matsuzawa:
A Specific Distortion Pattern of Flash ADCs Identified by Discriminating Time-Domain Analysis. IEEE Trans. Instrum. Meas. 61(2): 316-325 (2012) - [c32]Ryo Minami, Hiroki Asada, Ahmed Musa, Takahiro Sato, Ning Li, Tatsuya Yamaguchi, Yasuaki Takeuchi, Win Chaivipas, Kenichi Okada, Akira Matsuzawa:
A 60-GHz 16QAM 11Gbps direct-conversion transceiver in 65nm CMOS. ASP-DAC 2012: 467-468 - [c31]Ahmed Musa, Kenichi Okada, Akira Matsuzawa:
A Progressive Mixing 20GHz ILFD with wide locking range for higher division ratios. ASP-DAC 2012: 559-560 - [c30]Wei Deng, Kenichi Okada, Akira Matsuzawa:
A PVT-robust feedback class-C VCO using an oscillation swing enhancement technique. ASP-DAC 2012: 563-564 - [c29]Wei Deng, Teerachot Siriburanon, Ahmed Musa, Kenichi Okada, Akira Matsuzawa:
A 58.1-to-65.0GHz frequency synthesizer with background calibration for millimeter-wave TDD transceivers. ESSCIRC 2012: 201-204 - [c28]Kenichi Okada, Keitarou Kondou, Masaya Miyahara, Masashi Shinagawa, Hiroki Asada, Ryo Minami, Tatsuya Yamaguchi, Ahmed Musa, Yuuki Tsukui, Yasuo Asakura, Shinya Tamonoki, Hiroyuki Yamagishi, Yasufumi Hino, Takahiro Sato, Hironori Sakaguchi, Naoki Shimasaki, Toshihiko Ito, Yasuaki Takeuchi, Ning Li, Qinghong Bu, Rui Murakami, Keigo Bunsen, Kota Matsushita, Makoto Noda, Akira Matsuzawa:
A full 4-channel 6.3Gb/s 60GHz direct-conversion transceiver with low-power analog and digital baseband circuitry. ISSCC 2012: 218-220 - 2011
- [j36]Rui Murakami, Toshihiko Ito, Kenichi Okada, Akira Matsuzawa:
An ultra-compact LC-VCO using a stacked-spiral inductor. IEICE Electron. Express 8(7): 512-517 (2011) - [j35]Ning Li, Kota Matsushita, Kenichi Okada, Akira Matsuzawa:
A 14.3% PAE parallel class-A and AB 60GHz CMOS PA. IEICE Electron. Express 8(13): 1071-1074 (2011) - [j34]Ryo Minami, Jee Young Hong, Kenichi Okada, Akira Matsuzawa:
Measurement of Integrated PA-to-LNA Isolation on Si CMOS Chip. IEICE Trans. Electron. 94-C(6): 1057-1060 (2011) - [j33]Jee Young Hong, Daisuke Imanishi, Kenichi Okada, Akira Matsuzawa:
Tunable CMOS Power Amplifiers for Reconfigurable Transceivers. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. 94-A(11): 2394-2401 (2011) - [j32]Ning Li, Qinghong Bu, Kota Matsushita, Naoki Takayama, Shogo Ito, Kenichi Okada, Akira Matsuzawa:
Topology and Design Considerations of 60 GHz CMOS LNAs for Noise Performance Improving. IEICE Trans. Electron. 94-C(12): 1881-1888 (2011) - [j31]Ahmed Musa, Rui Murakami, Takahiro Sato, Win Chaivipas, Kenichi Okada, Akira Matsuzawa:
A Low Phase Noise Quadrature Injection Locked Frequency Synthesizer for MM-Wave Applications. IEEE J. Solid State Circuits 46(11): 2635-2649 (2011) - [j30]Kenichi Okada, Ning Li, Kota Matsushita, Keigo Bunsen, Rui Murakami, Ahmed Musa, Takahiro Sato, Hiroki Asada, Naoki Takayama, Shogo Ito, Win Chaivipas, Ryo Minami, Tatsuya Yamaguchi, Yasuaki Takeuchi, Hiroyuki Yamagishi, Makoto Noda, Akira Matsuzawa:
A 60-GHz 16QAM/8PSK/QPSK/BPSK Direct-Conversion Transceiver for IEEE802.15.3c. IEEE J. Solid State Circuits 46(12): 2988-3004 (2011) - [c27]Daehwa Paik, Masaya Miyahara, Akira Matsuzawa:
An analysis on a pseudo-differential dynamic comparator with load capacitance calibration. ASICON 2011: 461-464 - [c26]Akira Matsuzawa:
Energy efficient ADC design with low voltage operation. ASICON 2011: 508-511 - [c25]Takahiro Sato, Kenichi Okada, Akira Matsuzawa:
A new figure of Merit of LC oscilators considering frequency tuning range. ASICON 2011: 586-589 - [c24]Ahmed Musa, Rui Murakami, Takahiro Sato, Win Chaivipas, Kenichi Okada, Akira Matsuzawa:
A 58-63.6GHz quadrature PLL frequency synthesizer using dual-injection technique. ASP-DAC 2011: 101-102 - [c23]Wei Deng, Kenichi Okada, Akira Matsuzawa:
An ultra-low-voltage LC-VCO with a frequency extension circuit for future 0.5-V clock generation. ASP-DAC 2011: 103-104 - [c22]Ahmed Musa, Kenichi Okada, Akira Matsuzawa:
A 20GHz ILFD with locking range of 31% for divide-by-4 and 15% for divide-by-8 using progressive mixing. A-SSCC 2011: 85-88 - [c21]Masao Takayama, Shiro Dosho, Noriaki Takeda, Masaya Miyahara, Akira Matsuzawa:
A time-domain architecture and design method of high speed A-to-D converters with standard cells. A-SSCC 2011: 353-356 - [c20]Hiroki Asada, Keigo Bunsen, Kota Matsushita, Rui Murakami, Qinghong Bu, Ahmed Musa, Takahiro Sato, Tatsuya Yamaguchi, Ryo Minami, Toshihiko Ito, Kenichi Okada, Akira Matsuzawa:
A 60GHz 16Gb/s 16QAM low-power direct-conversion transceiver using capacitive cross-coupling neutralization in 65 nm CMOS. A-SSCC 2011: 373-376 - [c19]Wei Deng, Kenichi Okada, Akira Matsuzawa:
A feedback class-C VCO with robust startup condition over PVT variations and enhanced oscillation swing. ESSCIRC 2011: 499-502 - [c18]James Lin, Masaya Miyahara, Akira Matsuzawa:
A 15.5 dB, wide signal swing, dynamic amplifier using a common-mode voltage detection technique. ISCAS 2011: 21-24 - [c17]Kenichi Okada, Kota Matsushita, Keigo Bunsen, Rui Murakami, Ahmed Musa, Takahiro Sato, Hiroki Asada, Naoki Takayama, Ning Li, Shogo Ito, Win Chaivipas, Ryo Minami, Akira Matsuzawa:
A 60GHz 16QAM/8PSK/QPSK/BPSK direct-conversion transceiver for IEEE 802.15.3c. ISSCC 2011: 160-162 - 2010
- [j29]Daehwa Paik, Yusuke Asada, Masaya Miyahara, Akira Matsuzawa:
An 8-Bit 600-MSps Flash ADC Using Interpolating and Background Self-Calibrating Techniques. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. 93-A(2): 402-414 (2010) - [j28]Shoichi Hara, Rui Murakami, Kenichi Okada, Akira Matsuzawa:
The Optimum Design Methodology of Low-Phase-Noise LC-VCO Using Multiple-Divide Technique. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. 93-A(2): 424-430 (2010) - [j27]Ning Li, Kota Matsushita, Naoki Takayama, Shogo Ito, Kenichi Okada, Akira Matsuzawa:
Evaluation of a Multi-Line De-Embedding Technique up to 110 GHz for Millimeter-Wave CMOS Circuit Design. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. 93-A(2): 431-439 (2010) - [j26]Shoichi Hara, Kenichi Okada, Akira Matsuzawa:
A Wide-Tunable LC-Based Voltage-Controlled Oscillator Using a Divide-by-N Injection-Locked Frequency Divider. IEICE Trans. Electron. 93-C(6): 763-769 (2010) - [j25]Rui Murakami, Shoichi Hara, Kenichi Okada, Akira Matsuzawa:
Analysis of Phase Noise Degradation Considering Switch Transistor Capacitances for CMOS Voltage Controlled Oscillators. IEICE Trans. Electron. 93-C(6): 777-784 (2010) - [j24]Naoki Takayama, Kota Matsushita, Shogo Ito, Ning Li, Keigo Bunsen, Kenichi Okada, Akira Matsuzawa:
A De-Embedding Method Using Different-Length Transmission Lines for mm-Wave CMOS Device Modeling. IEICE Trans. Electron. 93-C(6): 812-819 (2010) - [j23]Yasuhide Kuramochi, Masayuki Kawabata, Koichiro Uekusa, Akira Matsuzawa:
A Self-Calibration Technique for Capacitor Mismatch Errors of an Interleaved SAR ADC. IEICE Trans. Electron. 93-C(11): 1630-1637 (2010) - [j22]Kazuo Matsukawa, Yosuke Mitani, Masao Takayama, Koji Obata, Shiro Dosho, Akira Matsuzawa:
A Fifth-Order Continuous-Time Delta-Sigma Modulator With Single-Opamp Resonator. IEEE J. Solid State Circuits 45(4): 697-706 (2010) - [c16]Daisuke Imanishi, Jee Young Hong, Kenichi Okada, Akira Matsuzawa:
A 2-6 GHz fully integrated tunable CMOS power amplifier for multi-standard transmitters. ASP-DAC 2010: 351-352 - [c15]Naoki Takayama, Kota Matsushita, Shogo Ito, Ning Li, Kenichi Okada, Akira Matsuzawa:
A 60GHz direct-conversion transmitter in 65nm CMOS technology. ASP-DAC 2010: 363-364 - [c14]Ning Li, Keigo Bunsen, Naoki Takayama, Qinghong Bu, Toshihide Suzuki, Masaru Sato, Tatsuya Hirose, Kenichi Okada, Akira Matsuzawa:
A 24 dB gain 51-68 GHz CMOS low noise amplifier using asymmetric-layout transistors. ESSCIRC 2010: 342-345
2000 – 2009
- 2009
- [j21]Yasuhide Kuramochi, Akira Matsuzawa, Masayuki Kawabata:
A 0.027-mm2 Self-Calibrating Successive Approximation ADC Core in 0.18-µm CMOS. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. 92-A(2): 360-366 (2009) - [c13]Christian Jesús B. Fayomi, Gilson I. Wirth, David M. Binkley, Akira Matsuzawa:
An experimental 0.6-V 57.5-fJ/conversion-step 250-kS/s 8-bit rail-to-rail successive approximation ADC in 0.18µm CMOS. ICECS 2009: 195-198 - [c12]Kaziiya Kojima, Yasuhiro Toriyama, Toru Taniguchi, Masaya Miyahara, Akira Matsuzawa:
Development of baseband processing SoC with ultrahigh-speed QAM modem and broadband radio system for demonstration experiment thereof. ICECS 2009: 687-690 - 2008
- [j20]Masaya Miyahara, Akira Matsuzawa:
A Performance Model for the Design of Pipelined ADCs with Consideration of Overdrive Voltage and Slewing. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. 91-A(2): 469-475 (2008) - [j19]Kunihiko Iizuka, Masato Koutani, Takeshi Mitsunaka, Hiroshi Kawamura, Shinji Toyoyama, Masayuki Miyamoto, Akira Matsuzawa:
RF Variable-Gain Amplifiers and AGC Loops for Digital TV Receivers. IEICE Trans. Electron. 91-C(6): 854-861 (2008) - [j18]Ning Li, Win Chaivipas, Kenichi Okada, Akira Matsuzawa:
Analysis of CMOS Transconductance Amplifiers for Sampling Mixers. IEICE Trans. Electron. 91-C(6): 871-878 (2008) - [j17]Win Chaivipas, Kenichi Okada, Akira Matsuzawa:
Spatial Sensitivity of Capacitors in Distributed Resonators and Its Application to Fine and Wide Frequency Tuning Digital Controlled Oscillators. IEICE Trans. Electron. 91-C(6): 918-927 (2008) - [j16]Akira Matsuzawa:
Digital-Centric RF CMOS Technologies. IEICE Trans. Electron. 91-C(11): 1720-1725 (2008) - [c11]Hong Phuc Ninh, Takashi Moue, Takashi Kurashina, Kenichi Okada, Akira Matsuzawa:
A CMOS direct sampling mixer using Switched Capacitor Filter technique for software-defined radio. ASP-DAC 2008: 103-104 - [c10]Christian Jesús B. Fayomi, Gilson I. Wirth, Jaime Ramírez-Angulo, Akira Matsuzawa:
"The flipped voltage follower"-based low voltage fully differential CMOS sample-and-hold circuit. ISCAS 2008: 1716-1719 - [c9]Shoichi Hara, Takeshi Ito, Kenichi Okada, Akira Matsuzawa:
Design space exploration of low-phase-noise LC-VCO using multiple-divide technique. ISCAS 2008: 1966-1969 - 2007
- [j15]Akira Matsuzawa:
Design Challenges of Analog-to-Digital Converters in Nanoscale CMOS. IEICE Trans. Electron. 90-C(4): 779-785 (2007) - [j14]Win Chaivipas, Akira Matsuzawa:
Analysis and Design of Direct Reference Feed-Forward Compensation for Fast-Settling All-Digital Phase-Locked Loop. IEICE Trans. Electron. 90-C(4): 793-801 (2007) - [j13]Masaya Miyahara, Akira Matsuzawa:
The Effects of Switch Resistances on Pipelined ADC Performances and the Optimization for the Settling Time. IEICE Trans. Electron. 90-C(6): 1165-1171 (2007) - [j12]Yusuke Ikeda, Akira Matsuzawa:
Digital Calibration Method for Binary-Weighted Current-Steering D/A-Converters without Calibration ADC. IEICE Trans. Electron. 90-C(6): 1172-1180 (2007) - [j11]Philipus Chandra Oh, Akira Matsuzawa, Win Chaivipas:
A Study on Fully Digital Clock Data Recovery Utilizing Time to Digital Converter. IEICE Trans. Electron. 90-C(6): 1311-1314 (2007) - 2006
- [j10]Akira Matsuzawa:
Analog IC Technologies for Future Wireless Systems. IEICE Trans. Electron. 89-C(4): 446-454 (2006) - [c8]Win Chaivipas, Akira Matsuzawa, Philipus Chandra Oh:
Feedforward compensation technique for all digital phase locked loop based synthesizers. ISCAS 2006 - 2005
- [j9]Shiro Dosho, Naoshi Yanagisawa, Akira Matsuzawa:
A background optimization method for PLL by measuring phase jitter performance. IEEE J. Solid State Circuits 40(4): 941-950 (2005) - 2003
- [j8]Koji Okamoto, Takashi Morie, Akira Yamamoto, Kouichi Nagano, Koji Sushihara, Hiroyuki Nakahira, Ryusuke Horibe, Kazutoshi Aida, Toshihiko Takahashi, Minoru Ochiai, Akinobu Soneda, Toru Kakiage, Tamaki Iwasaki, Hiroshi Taniuchi, Tadashi Shibata, Takahiro Ochi, Masao Takiguchi, Takashi Yamamoto, Tadayoshi Seike, Akira Matsuzawa:
A fully integrated 0.13-μm CMOS mixed-signal SoC for DVD player applications. IEEE J. Solid State Circuits 38(11): 1981-1991 (2003) - [c7]Akira Matsuzawa:
How to make efficient communication, collaboration, and optimization from system to chip. DAC 2003: 417-418 - [c6]Akira Matsuzawa:
Driving the SoC developments for digital consumer electronics. ESTIMedia 2003: 5-7 - 2002
- [j7]Dwi Handoko, Shoji Kawahito, Yoshiaki Tadokoro, Akira Matsuzawa:
Low-power motion vector estimation using iterative search block-matching methods and a high-speed non-destructive CMOS image sensor. IEEE Trans. Circuits Syst. Video Technol. 12(12): 1084-1092 (2002) - 2001
- [j6]Takashi Yamamoto, Shin-Ichi Gotoh, Toshihiko Takahashi, Kozo Irie, Kazuya Ohshima, Nobuhiro Mimura, Kazutoshi Aida, Toshinori Maeda, Koji Sushihara, Yoichi Okamoto, Yasuhiro Tai, Makoto Usui, Takeshi Nakajima, Takahiro Ochi, Katsuhiko Komichi, Akira Matsuzawa:
A mixed-signal 0.18-μm CMOS SoC for DVD systems with 432-MSample/s PRML read channel and 16-Mb embedded DRAM. IEEE J. Solid State Circuits 36(11): 1785-1794 (2001) - [c5]Akira Matsuzawa:
High Quality Analog CMOS and Mixed Signal LSI Design. ISQED 2001: 97-104 - 2000
- [j5]Dwi Handoko, Shoji Kawahito, Minoru Kumahara, Nobuhiro Kawai, Yoshiaki Tadokoro, Akira Matsuzawa:
A CMOS Image Sensor with Non-Destructive High-Speed Imaging Mode and Its Applications. J. Robotics Mechatronics 12(5): 502-507 (2000)
1990 – 1999
- 1998
- [c4]Shoji Kawahito, Makoto Yoshida, Masaaki Sasaki, Daisuke Miyazaki, Yoshiaki Tadokoro, Kenji Murata, Shiro Doushou, Akira Matsuzawa:
A CMOS Smart Image Sensor LSI for Focal-Plane Compression. ASP-DAC 1998: 339-340 - [c3]Shoji Kawahito, Yoshiaki Tadokoro, Akira Matsuzawa:
CMOS Image Sensors with Video Compression. ASP-DAC 1998: 595-600 - 1997
- [j4]Shoji Kawahito, Makoto Yoshida, Masaaki Sasaki, Keijiro Umehara, Daisuke Miyazaki, Yoshiaki Tadokoro, Kenji Murata, Shiro Doushou, Akira Matsuzawa:
A CMOS image sensor with analog two-dimensional DCT-based compression circuits for one-chip cameras. IEEE J. Solid State Circuits 32(11): 2030-2041 (1997) - [j3]Hiroyuki Yamauchi, Toru Iwata, Hironori Akamatsu, Akira Matsuzawa:
A 0.5 V single power supply operated high-speed boosted and offset-grounded data storage (BOGS) SRAM cell architecture. IEEE Trans. Very Large Scale Integr. Syst. 5(4): 377-387 (1997) - [c2]Kenneth P. Parker, John E. McDermid, Rodney A. Browen, Kozo Nuriya, Katsuhiro Hirayama, Akira Matsuzawa:
Design, Fabrications and Use of Mixed-Signal IC Testability Structures. ITC 1997: 489-498 - 1996
- [j2]Hiroyuki Yamauchi, Akira Matsuzawa:
A signal-swing suppressing strategy for power and layout area savings using time-multiplexed differential data-transfer scheme. IEEE J. Solid State Circuits 31(9): 1285-1294 (1996) - [c1]Hiroyuki Yamauchi, Toru Iwata, Hironori Akamatsu, Akira Matsuzawa:
A 0.5V/100 MHz over-VCC grounded data storage (OVGS) SRAM cell architecture with boosted bit-line and offset source over-driving schemes. ISLPED 1996: 49-54 - 1994
- [j1]Akira Matsuzawa:
Low-voltage and low-power circuit design for mixed analog/digital systems in portable equipment. IEEE J. Solid State Circuits 29(4): 470-480 (1994)
Coauthor Index
Seitaro Kawai
aka: Seitarou Kawai
aka: Seitarou Kawai
[j102] [j100] [j96] [j95] [j93] [c91] [j91] [j90] [j87] [c90] [c89] [c86] [c85] [c83] [c81] [j86] [j84] [j83] [j82] [j81] [j80] [j78] [j76] [j75] [c78] [c77] [c76] [c74] [c73] [c72] [c71] [c69] [j72] [j71] [j69] [j65] [j64] [c68] [c63] [c62] [c56] [c55] [c54] [j63] [j62] [j60] [j59] [c53] [c51] [c47] [c46] [c44] [c43] [j57] [j56] [j53] [j52] [j51] [j50] [j49] [c39] [c38] [c36] [c34] [c33] [j45] [j41] [c28] [c27] [c21] [c18] [j29] [c12] [j20] [j13]
Ken-ichi Okada
aka: Kenichi Okada
aka: Kenichi Okada
[j102] [j101] [j99] [j98] [j97] [c96] [c94] [c93] [c92] [c91] [j92] [j89] [j87] [c89] [c88] [c87] [c82] [c81] [j85] [j81] [j79] [j78] [j77] [j75] [c80] [c79] [c77] [c75] [c74] [c70] [c69] [j74] [j73] [j70] [j68] [j67] [j66] [c66] [c65] [c64] [c61] [c60] [c59] [c57] [c56] [c55] [j61] [j59] [j58] [c53] [c52] [c50] [c49] [c48] [c45] [c44] [c43] [j55] [j54] [j49] [j48] [j47] [c42] [c41] [c40] [c37] [c36] [c35] [j46] [j44] [j43] [j42] [j40] [j39] [j38] [c32] [c31] [c30] [c29] [c28] [j36] [j35] [j34] [j33] [j32] [j31] [j30] [c25] [c24] [c23] [c22] [c20] [c19] [c17] [j28] [j27] [j26] [j25] [j24] [c16] [c15] [c14] [j18] [j17] [c11] [c9]
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from 
to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the 
of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from 
, 
, and 
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from 
.
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-10-07 22:14 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
