default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDDavid J. Allstot
Person information
SPARQL queries 
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
showing all ?? records
2020 – today
- 2023
[j61]Jialin Liu, David J. Allstot
:
Compressed Sensing Σ-Δ Modulators and a Recovery Algorithm for Multi-Channel Wireless Bio-Signal Acquisition. IEEE Trans. Circuits Syst. I Regul. Pap. 70(4): 1429-1438 (2023)- [j60]Jialin Liu, David J. Allstot:
A Chopper-Stabilized Switched-Capacitor Front-End for Peripheral Nervous System Recording. IEEE Trans. Circuits Syst. I Regul. Pap. 70(8): 3065-3074 (2023) - [c79]Ajmal Vadakkan Kayyil, Bo Qiao, David J. Allstot:
A Digitally Configurable Outphasing Switched-Capacitor-Based RF Transmitter. MWSCAS 2023: 664-668 - 2022
- [c78]David J. Allstot, Un-Ku Moon, Gabor C. Temes:
Switched-Capacitor Circuits. CICC 2022: 1-8 - 2021
- [c77]Jialin Liu, David J. Allstot:
A Switched-Capacitor Closed-Loop Integration Sampling Front-End for Peripheral Nerve Recording. BioCAS 2021: 1-4 - [c76]Ajmal Vadakkan Kayyil, Bo Qiao, David J. Allstot:
Linearity Improvement Techniques for CMOS Switched-Capacitor Power Amplifiers. ISCAS 2021: 1-5 - [c75]Jialin Liu, David J. Allstot:
Compressed Sensing Σ-Δ Modulators and Recovery Algorithm for Multi-Channel Bio-Signal Acquisition. ISCAS 2021: 1-4 - [c74]Bo Qiao, Ajmal Vadakkan Kayyil, Jeffrey S. Walling, David J. Allstot:
I/Q-Sharing Switched-Capacitor Power Amplifier with Baseband Harmonic-Rejection and Wilkinson Combiner. ISCAS 2021: 1-4 - 2020
- [c73]Chaiyanut Aueamnuay, Ajmal Vadakkan Kayyil, Jialin Liu, Narayana Bhagirath Thota, David J. Allstot:
gm/ID Design Considerations for Subthreshold-Based CMOS Two-Stage Operational Amplifiers. ISCAS 2020: 1-5 - [c72]Chaiyanut Aueamnuay, Ajmal Vadakkan Kayyil, Narayana Bhagirath Thota, Praveen Kumar Venkatachala, David J. Allstot:
gm/ID-Based Frequency Compensation of CMOS Two-Stage Operational Amplifiers. ISCAS 2020: 1-5 - [c71]Parmoon Seddighrad, Yorgos Palaskas, Hongtao Xu, Paolo Madoglio, Kailash Chandrashekar, David J. Allstot:
Transformer-Combining Digital PA with Efficiency Peaking at 0, -6, and -12 dB Backoff in 32nm CMOS. ISCAS 2020: 1-4 - [c70]Si-Wook Yoo, Shih-Chang Hung, Jeffrey S. Walling, David J. Allstot, Sang-Min Yoo:
10.7 A 0.26mm2 DPD-Less Quadrature Digital Transmitter With 30dB Pout Range in 65nm CMOS. ISSCC 2020: 184-186 - [c69]Jialin Liu, David J. Allstot:
Windowed Integration Sampling in Bio-Signal Front-End Design. MWSCAS 2020: 529-532
2010 – 2019
- 2019
- [c68]Ajmal Vadakkan Kayyil, Pavan Kumar Ramakrishna, OnnLim Yong, David J. Allstot, Howard C. Yang:
A Two-Stage CMOS OTA with Load-Pole Cancellation. ISCAS 2019: 1-5 - [c67]Yu-Wen Kuo, Pavan Kumar Ramakrishna, Ajmal Vadakkan Kayyil, David J. Allstot:
Low-Voltage Tracking RC Frequency Compensation in Two-Stage Operational Amplifiers*. MWSCAS 2019: 782-785 - 2017
- [j59]Sandipan Kundu, Subhanshu Gupta, David J. Allstot, Jeyanandh Paramesh:
Frequency-Channelized Mismatch-Shaped Quadrature Data Converters for Carrier Aggregation in MU-MIMO LTE-A. IEEE Trans. Circuits Syst. I Regul. Pap. 64-I(1): 3-13 (2017) - 2015
- [c66]Sandipan Kundu, Subhanshu Gupta, David J. Allstot, Jeyanandh Paramesh:
DAC mismatch shaping for quadrature sigma-delta data converters. MWSCAS 2015: 1-4 - 2014
- [j58]Daibashish Gangopadhyay, Emily G. Allstot, Anna M. R. Dixon, Karthik Natarajan, Subhanshu Gupta, David J. Allstot:
Compressed Sensing Analog Front-End for Bio-Sensor Applications. IEEE J. Solid State Circuits 49(2): 426-438 (2014) - 2013
- [j57]Sang-Min Yoo, Jeffrey S. Walling, Ofir Degani, Benjamin Jann, Ram Sadhwani, Jacques Christophe Rudell, David J. Allstot:
A Class-G Switched-Capacitor RF Power Amplifier. IEEE J. Solid State Circuits 48(5): 1212-1224 (2013) - 2012
- [j56]Jeffrey S. Walling, Sang-Min Yoo, David J. Allstot:
Digital power amplifier: A new way to exploit the switched-capacitor circuit. IEEE Commun. Mag. 50(4): 145-151 (2012) - [j55]David J. Allstot, Riccardo Rovatti, Gianluca Setti:
Editorial. IEEE J. Emerg. Sel. Topics Circuits Syst. 2(3): 337-339 (2012) - [j54]Subhanshu Gupta, Daibashish Gangopadhyay, Hasnain Lakdawala, Jacques Christophe Rudell, David J. Allstot:
A 0.8-2 GHz Fully-Integrated QPLL-Timed Direct-RF-Sampling Bandpass ΣΔ ADC in 0.13 µm CMOS. IEEE J. Solid State Circuits 47(5): 1141-1153 (2012) - [j53]Anna M. R. Dixon, Emily G. Allstot, Daibashish Gangopadhyay, David J. Allstot:
Compressed Sensing System Considerations for ECG and EMG Wireless Biosensors. IEEE Trans. Biomed. Circuits Syst. 6(2): 156-166 (2012) - [j52]Subhanshu Gupta, Yi Tang, Jeyanandh Paramesh, David J. Allstot:
Multi-rate Polyphase DSP and LMS Calibration Schemes for Oversampled ADCs. J. Signal Process. Syst. 69(3): 329-338 (2012) - [c65]Christopher J. Mandic, Daibashish Gangopadhyay, David J. Allstot:
A 1.1µW 2.1µVRMS input noise chopper-stabilized amplifier for bio-medical applications. ISCAS 2012: 2881-2884 - 2011
- [j51]Sang-Min Yoo, Jeffrey S. Walling, Eum Chan Woo, Benjamin Jann, David J. Allstot:
A Switched-Capacitor RF Power Amplifier. IEEE J. Solid State Circuits 46(12): 2977-2987 (2011) - [j50]Sankaran Aniruddhan, Sudip Shekhar, David J. Allstot:
A CMOS 1.6 GHz Dual-Loop PLL With Fourth-Harmonic Mixing. IEEE Trans. Circuits Syst. I Regul. Pap. 58-I(5): 860-867 (2011) - [j49]Sudip Shekhar, Daibashish Gangopadhyay, Eum Chan Woo, David J. Allstot:
A 2.4-GHz Extended-Range Type-I SigmaDelta Fractional-N Synthesizer With 1.8-MHz Loop Bandwidth and -110-dBc/Hz Phase Noise. IEEE Trans. Circuits Syst. II Express Briefs 58-II(8): 472-476 (2011) - [c64]Karthik Natarajan, Sang-Min Yoo, David J. Allstot, Jeffrey S. Walling:
Towards greener wireless transmission: Efficient power amplifier design. IGCC 2011: 1-4 - [c63]Subhanshu Gupta, Yi Tang, Kuang-Wei Cheng, Jeyanandh Paramesh, David J. Allstot:
Multi-rate polyphase DSP and LMS calibration schemes for oversampled data conversion systems. ICASSP 2011: 1585-1588 - [c62]Anna M. R. Dixon, Emily G. Allstot, Andrew Y. Chen, Daibashish Gangopadhyay, David J. Allstot:
Compressed sensing reconstruction: Comparative study with applications to ECG bio-signals. ISCAS 2011: 805-808 - [c61]Aabeeya Salman, Emily G. Allstot, Andrew Y. Chen, Anna M. R. Dixon, Daibashish Gangopadhyay, David J. Allstot:
Compressive sampling of EMG bio-signals. ISCAS 2011: 2095-2098 - [c60]Daibashish Gangopadhyay, Andrew Y. Chen, David J. Allstot:
Analog Chirp Fourier Transform for high-resolution real-time wideband RF spectrum Analysis. ISCAS 2011: 2441-2444 - [c59]Sang-Min Yoo, Jeffrey S. Walling, Eum Chan Woo, David J. Allstot:
A switched-capacitor power amplifier for EER/polar transmitters. ISSCC 2011: 428-430 - 2010
- [j48]Charles T. Peach, Un-Ku Moon, David J. Allstot:
An 11.1 mW 42 MS/s 10 b ADC With Two-Step Settling in 0.18 μ m CMOS. IEEE J. Solid State Circuits 45(2): 391-400 (2010) - [j47]Kuang-Wei Cheng, Karthik Natarajan, David J. Allstot:
A Current Reuse Quadrature GPS Receiver in 0.13 μ m CMOS. IEEE J. Solid State Circuits 45(3): 510-523 (2010) - [j46]Jeffrey S. Walling, David J. Allstot:
Linearizing CMOS Switching Power Amplifiers Using Supply Regulators. IEEE Trans. Circuits Syst. II Express Briefs 57-II(7): 497-501 (2010) - [c58]Subhanshu Gupta, Daibashish Gangopadhyay, David J. Allstot:
A Mode-I/Mode-III UWB LNA with programmable gain and 20 dB WLAN blocker rejection in 130nm CMOS. ISCAS 2010: 1093-1096 - [c57]Heng-Chia Hsu, Kaushik Dasgupta, Nathan M. Neihart, Sudip Shekhar, Jeffrey S. Walling, David J. Allstot:
U-shaped slow-wave transmission lines in 0.18μm CMOS. ISCAS 2010: 1296-1299 - [c56]Daibashish Gangopadhyay, Sudip Shekhar, Jeffrey S. Walling, David J. Allstot:
A 1.6 mW 5.4 GHz transformer-feedback gm-boosted current-reuse LNA in 0.18/μm CMOS. ISCAS 2010: 1635-1638
2000 – 2009
- 2009
- [j45]Dicle Ozis, Jeyanandh Paramesh, David J. Allstot:
Integrated Quadrature Couplers and Their Application in Image-Reject Receivers. IEEE J. Solid State Circuits 44(5): 1464-1476 (2009) - [j44]Jeffrey S. Walling, Hasnain Lakdawala, Yorgos Palaskas, Ashoke Ravi, Ofir Degani, Krishnamurthy Soumyanath, David J. Allstot:
A Class-E PA With Pulse-Width and Pulse-Position Modulation in 65 nm CMOS. IEEE J. Solid State Circuits 44(6): 1668-1678 (2009) - [j43]Jeffrey S. Walling, Stewart S. Taylor, David J. Allstot:
A Class-G Supply Modulator and Class-E PA in 130 nm CMOS. IEEE J. Solid State Circuits 44(9): 2339-2347 (2009) - [j42]Sudip Shekhar, Ganesh Balamurugan, David J. Allstot, Mozhgan Mansuri, James E. Jaussi, Randy Mooney, Joseph T. Kennedy, Bryan Casper, Frank O'Mahony:
Strong Injection Locking in Low- Q LC Oscillators: Modeling and Application in a Forwarded-Clock I/O Receiver. IEEE Trans. Circuits Syst. I Regul. Pap. 56-I(8): 1818-1829 (2009) - [j41]Cameron T. Charles, David J. Allstot:
A Calibrated Phase and Amplitude Control System for a 1.9 GHz Phased-Array Transmitter Element. IEEE Trans. Circuits Syst. I Regul. Pap. 56-I(12): 2728-2737 (2009) - [j40]Ling Luo, Nathan M. Neihart, Sumit Roy, David J. Allstot:
A two-stage sensing technique for dynamic spectrum access. IEEE Trans. Wirel. Commun. 8(6): 3028-3037 (2009) - [c55]Nathan M. Neihart, David J. Allstot, Matt Miller, Pat Rakers:
Twisted Transformers for Low Coupling RF and Mixed Signal Applications. ISCAS 2009: 429-432 - [c54]Kuang-Wei Cheng, Karthik Natarajan, David J. Allstot:
A 7.2mW quadrature GPS receiver in 0.13µm CMOS. ISSCC 2009: 422-423 - 2008
- [j39]Sudip Shekhar, Jeffrey S. Walling, Sankaran Aniruddhan, David J. Allstot:
CMOS VCO and LNA Using Tuned-Input Tuned-Output Circuits. IEEE J. Solid State Circuits 43(5): 1177-1186 (2008) - [j38]Gaurab Banerjee, Krishnamurthy Soumyanath, David J. Allstot:
Desensitized CMOS Low-Noise Amplifiers. IEEE Trans. Circuits Syst. I Regul. Pap. 55-I(3): 752-765 (2008) - [j37]Yi Tang, Kuang-Wei Cheng, Subhanshu Gupta, Jeyanandh Paramesh, David J. Allstot:
Cascaded Complex ADCs With Adaptive Digital Calibration for I/Q Mismatch. IEEE Trans. Circuits Syst. I Regul. Pap. 55-I(3): 817-827 (2008) - [j36]Jeffrey S. Walling, Sudip Shekhar, David J. Allstot:
Wideband CMOS Amplifier Design: Time-Domain Considerations. IEEE Trans. Circuits Syst. I Regul. Pap. 55-I(7): 1781-1793 (2008) - [c53]Nathan M. Neihart, David J. Allstot, Matt Miller, Pat Rakers:
Twisted inductors for low coupling mixed-signal and RF applications. CICC 2008: 575-578 - [c52]Subhanshu Gupta, Yi Tang, David J. Allstot, Jeyanandh Paramesh:
Hybrid modeling techniques for low OSR cascade continuous-time SigmaDelta modulators. ISCAS 2008: 2414-2417 - [c51]Cameron T. Charles, David J. Allstot:
A buffered charge pump with zero charge sharing. ISCAS 2008: 2633-2636 - [c50]Frank O'Mahony, Sudip Shekhar, Mozhgan Mansuri, Ganesh Balamurugan, James E. Jaussi, Joseph T. Kennedy, Bryan Casper, David J. Allstot, Randy Mooney:
A 27Gb/s Forwarded-Clock I/O Receiver Using an Injection-Locked LC-DCO in 45nm CMOS. ISSCC 2008: 452-453 - [c49]Jeffrey S. Walling, Hasnain Lakdawala, Yorgos Palaskas, Ashoke Ravi, Ofir Degani, Krishnamurthy Soumyanath, David J. Allstot:
A 28.6dBm 65nm Class-E PA with Envelope Restoration by Pulse-Width and Pulse-Position Modulation. ISSCC 2008: 566-567 - 2007
- [j35]Hossein Zarei, Cameron T. Charles, David J. Allstot:
Reflective-Type Phase Shifters for Multiple-Antenna Transceivers. IEEE Trans. Circuits Syst. I Regul. Pap. 54-I(8): 1647-1656 (2007) - [c48]Yi Tang, Subhanshu Gupta, Jeyanandh Paramesh, David J. Allstot:
A Digital-Summing Feedforward Sigma-Delta Modulator and its Application to a Cascade ADC. ISCAS 2007: 485-488 - [c47]Nathan M. Neihart, Sumit Roy, David J. Allstot:
A Parallel, Multi-Resolution Sensing Technique for Multiple Antenna Cognitive Radios. ISCAS 2007: 2530-2533 - [c46]Jeffrey S. Walling, David J. Allstot:
Monolithic Spiral Transformers: A Design Methodology. ISCAS 2007: 3351-3354 - 2006
- [j34]Sudip Shekhar, Jeffrey S. Walling, David J. Allstot:
Bandwidth Extension Techniques for CMOS Amplifiers. IEEE J. Solid State Circuits 41(11): 2424-2439 (2006) - [j33]Ali Afzali-Kusha, Makoto Nagata, Nishath K. Verghese, David J. Allstot:
Substrate Noise Coupling in SoC Design: Modeling, Avoidance, and Validation. Proc. IEEE 94(12): 2109-2138 (2006) - [j32]Kiyong Choi, David J. Allstot:
Parasitic-aware design and optimization of a CMOS RF power amplifier. IEEE Trans. Circuits Syst. I Regul. Pap. 53-I(1): 16-25 (2006) - [j31]Jinho Park, David J. Allstot:
A matrix amplifier in 0.18-μm SOI CMOS. IEEE Trans. Circuits Syst. I Regul. Pap. 53-I(3): 561-568 (2006) - [j30]Cameron T. Charles, David J. Allstot:
A Calibrated Phase/Frequency Detector for Reference Spur Reduction in Charge-Pump PLLs. IEEE Trans. Circuits Syst. II Express Briefs 53-II(9): 822-826 (2006) - [j29]Jeyanandh Paramesh, David J. Allstot:
Analysis of the Bridged T-Coil Circuit Using the Extra-Element Theorem. IEEE Trans. Circuits Syst. II Express Briefs 53-II(12): 1408-1412 (2006) - [c45]Sankaran Aniruddhan, Sudip Shekhar, David J. Allstot:
A delay generation technique for fast-locking frequency synthesizers. ISCAS 2006 - [c44]Cameron T. Charles, David J. Allstot:
A 2-GHz integrated CMOS reflective-type phase shifter with 675° control range. ISCAS 2006 - [c43]Cameron T. Charles, David J. Allstot:
A 2-GHz CMOS variable gain amplifier optimized for low noise. ISCAS 2006 - [c42]Cameron T. Charles, David J. Allstot:
A variable-offset phase detector for phased-array applications. ISCAS 2006 - [c41]Dicle Ozis, Jeyanandh Paramesh, David J. Allstot:
Analysis and design of lumped-element quadrature couplers with lossy passive elements. ISCAS 2006 - [c40]Sudip Shekhar, Sankaran Aniruddhan, David J. Allstot:
A fully-differential CMOS Clapp VCO for IEEE 802.11a applications. ISCAS 2006 - 2005
- [j28]Jeyanandh Paramesh, Ralph Bishop, Krishnamurthy Soumyanath, David J. Allstot:
A four-antenna receiver in 90-nm CMOS for beamforming and spatial diversity. IEEE J. Solid State Circuits 40(12): 2515-2524 (2005) - [j27]Xiaoyong Li, Sudip Shekhar, David J. Allstot:
Gm-boosted common-gate LNA and differential colpitts VCO/QVCO in 0.18-μm CMOS. IEEE J. Solid State Circuits 40(12): 2609-2619 (2005) - [j26]Min Chu, David J. Allstot:
Elitist nondominated sorting genetic algorithm based RF IC optimizer. IEEE Trans. Circuits Syst. I Regul. Pap. 52-I(3): 535-545 (2005) - [j25]Wei Zhuo, Xiaoyong Li, Sudip Shekhar, Sherif H. K. Embabi, José Pineda de Gyvez, David J. Allstot, Edgar Sánchez-Sinencio:
A capacitor cross-coupled common-gate low-noise amplifier. IEEE Trans. Circuits Syst. II Express Briefs 52-II(12): 875-879 (2005) - [c39]Min Chu, David J. Allstot:
An elitist distributed particle swarm algorithm for RF IC optimization. ASP-DAC 2005: 671-674 - [c38]Min Chu, David J. Allstot:
Phase-locked loop synthesis using hierarchical divide-and-conquer multi-optimization. ASP-DAC 2005: 675-678 - [c37]Charles T. Peach, Ashoke Ravi, Rosie Bishop, Krishnamurthy Soumyanath, David J. Allstot:
A 9-b 400 Msample/s pipelined analog-to digital converter in 90nm CMOS. ESSCIRC 2005: 535-538 - [c36]Hossein Zarei, Allan Ecker, Jinho Park, David J. Allstot:
A full-range all-pass variable phase shifter for multiple antenna receivers. ISCAS (3) 2005: 2100-2103 - [c35]K. M. Naegle, Subhanshu Gupta, David J. Allstot:
Design considerations for a 10 GHz CMOS transmit-receive switch. ISCAS (3) 2005: 2104-2107 - [c34]Cameron T. Charles, David J. Allstot:
A 360° extended range phase detector for type-I PLLs. ISCAS (6) 2005: 5457-5460 - [c33]Sankaran Aniruddhan, David J. Allstot:
Architectural issues in base-station frequency synthesizers. ISCAS (6) 2005: 6034-6037 - [c32]Vikram Jandhyala, Yasuo Kuga, David J. Allstot, Chuanjin Richard Shi:
Bridging Circuits and Electromagnetics in a Curriculum Aimed at Microelectronic Analog and Microwave Simulation and Design. MSE 2005: 45-46 - 2004
- [j24]See Taur Lee, Sher Jiun Fang, David J. Allstot, Abdellatif Bellaouar, Ahmed R. Fridi, Paul Fontaine:
A quad-band GSM-GPRS transmitter with digital auto-calibration. IEEE J. Solid State Circuits 39(12): 2200-2214 (2004) - [j23]Taeik Kim, Xiaoyong Li, David J. Allstot:
Compact model generation for on-chip transmission lines. IEEE Trans. Circuits Syst. I Regul. Pap. 51-I(3): 459-470 (2004) - [j22]Jinho Park, Kiyong Choi, David J. Allstot:
Parasitic-aware RF circuit design and optimization. IEEE Trans. Circuits Syst. I Regul. Pap. 51-I(10): 1953-1966 (2004) - [j21]Jianjun Guo, Waisiu Law, Ward J. Helms, David J. Allstot:
Digital calibration for monotonic pipelined A/D converters. IEEE Trans. Instrum. Meas. 53(6): 1485-1492 (2004) - [c31]Min Chu, David J. Allstot, Jeffrey M. Huard, Kim Y. Wong:
NSGA-based parasitic-aware optimization of a 5GHz low-noise VCO. ASP-DAC 2004: 169-174 - [c30]Gaurab Banerjee, David T. Becher, Celia Hung, David J. Allstot, Krishnamurthy Soumyanath:
Measurement and modeling of noise parameters for desensitized low noise amplifiers. CICC 2004: 387-390 - [c29]Min Chu, David J. Allstot:
A 6 GHz low-noise quadrature Colpitts VCO. ICECS 2004: 21-24 - [c28]Min Chu, Sudip Shekhar, David J. Allstot, Tarun Kanti Bhattacharyya:
Design considerations for anti-phase injected quadrature voltage controlled oscillators. ICECS 2004: 25-28 - [c27]Gaurab Banerjee, David T. Becher, Celia Hung, Krishnamurthy Soumyanath, David J. Allstot:
Desensitized design of MOS low noise amplifiers by Rn minimization. ICECS 2004: 619-622 - [c26]Jinho Park, David J. Allstot:
RF circuit synthesis using particle swarm optimization. ISCAS (5) 2004: 93-96 - [c25]Jinho Park, David J. Allstot:
A 12.5 GHz RF matrix amplifier in 180nm SOI CMOS. ISCAS (1) 2004: 117-20 - [c24]Kiyong Choi, David J. Allstot:
Post-optimization design centering for RF integrated circuits. ISCAS (1) 2004: 956-959 - [c23]Taeik Kim, David J. Allstot:
A tunable transmission line phase shifter (TTPS). ISCAS (1) 2004: 972-975 - [c22]Sankaran Aniruddhan, Min Chu, David J. Allstot:
A lateral-BJT-biased CMOS voltage-controlled oscillator. ISCAS (1) 2004: 976-979 - 2003
- [c21]Jinho Park, Kiyong Choi, David J. Allstot:
Parasitic-aware design and optimization of a fully integrated CMOS wideband amplifier. ASP-DAC 2003: 904-907 - [c20]J. Shorb, Xiaoyong Li, David J. Allstot:
A resonant pad for ESD protected narrowband CMOS RF applications. ISCAS (1) 2003: 61-64 - [c19]Srinivas Kodali, David J. Allstot:
A symmetric miniature 3D inductor. ISCAS (1) 2003: 89-92 - [c18]Srinivas Kodali, Taeik Kim, David J. Allstot:
On-chip inductor structures: a comparative study. ISCAS (1) 2003: 93-96 - [c17]Taeik Kim, Xiaoyong Li, David J. Allstot:
Accurate compact model extraction for on-chip coplanar waveguides. ISCAS (4) 2003: 644-647 - [c16]D. R. Beck, David J. Allstot, D. Garrity:
An 8-bit, 1.8 V, 20 MSample/s analog-to-digital converter using low gain opamps. ISCAS (1) 2003: 853-856 - [c15]Waisiu Law, Jianjun Guo, Charles T. Peach, Ward J. Helms, David J. Allstot:
A monotonic digital calibration technique for pipelined data converters. ISCAS (1) 2003: 873-876 - [c14]Jianjun Guo, Waisiu Law, Charles T. Peach, Ward J. Helms, David J. Allstot:
A mixed-signal calibration technique for low-voltage CMOS 1.5-bit/stage pipeline data converters. ISCAS (1) 2003: 889-892 - 2002
- [j20]Hee-Tae Ahn, David J. Allstot:
A 0.5-8.5 GHz fully differential CMOS distributed amplifier. IEEE J. Solid State Circuits 37(8): 985-993 (2002) - [c13]Charles T. Peach, Waisiu Law, D. R. Beck, Ward J. Helms, David J. Allstot:
Matching considerations in I/Q A/D converter pairs. ISCAS (3) 2002: 145-148 - [c12]Kiyong Choi, David J. Allstot, Sayfe Kiaei:
Parasitic-aware synthesis of RF CMOS switching power amplifiers. ISCAS (1) 2002: 269-272 - [c11]J. Shorb, David J. Allstot, R. Roze:
Class AB-D-G line driver for central office asymmetric digital subscriber line systems. ISCAS (5) 2002: 405-408 - [c10]Sher Jiun Fang, See Taur Lee, David J. Allstot, Abdellatif Bellaouar:
A 2 GHz CMOS even harmonic mixer for direct conversion receivers. ISCAS (4) 2002: 807-810 - 2001
- [j19]Ravi Gupta, Brian M. Ballweber, David J. Allstot:
Design and optimization of CMOS RF power amplifiers. IEEE J. Solid State Circuits 36(2): 166-175 (2001) - 2000
- [j18]Brian M. Ballweber, Ravi Gupta, David J. Allstot:
A fully integrated 0.5-5.5 GHz CMOS distributed amplifier. IEEE J. Solid State Circuits 35(2): 231-239 (2000) - [j17]Hee-Tae Ahn, David J. Allstot:
A low-jitter 1.9-V CMOS PLL for UltraSPARC microprocessor applications. IEEE J. Solid State Circuits 35(3): 450-454 (2000) - [j16]Brian M. Ballweber, Ravi Gupta, David J. Allstot:
Correction to "A fully integrated 0.5 - 5.5-GHz CMOS distributed amplifier". IEEE J. Solid State Circuits 35(6): 921 (2000)
1990 – 1999
- 1999
- [j15]Ravi Gupta, David J. Allstot:
Fully monolithic CMOS RF power amplifiers: recent advances. IEEE Commun. Mag. 37(4): 94-98 (1999) - [j14]Hiok-Tiaq Ng, Ramsin M. Ziazadeh, David J. Allstot:
A multistage amplifier technique with embedded frequency compensation. IEEE J. Solid State Circuits 34(3): 339-347 (1999) - [j13]Jianjun Zhou, David J. Allstot:
Addition to "Monolithic transformers and their application in a differential CMOS RF low-noise amplifier". IEEE J. Solid State Circuits 34(8): 1176 (1999) - 1998
- [j12]Nishath K. Verghese, David J. Allstot:
Computer-aided design considerations for mixed-signal coupling in RF integrated circuits. IEEE J. Solid State Circuits 33(3): 314-323 (1998) - [j11]Jianjun Zhou, David J. Allstot:
Monolithic transformers and their application in a differential CMOS RF low-noise amplifier. IEEE J. Solid State Circuits 33(12): 2020-2027 (1998) - [j10]Sayfe Kiaei, David J. Allstot, Ken Hansen, Nishath K. Verghese:
Noise considerations for mixed-signal RF IC transceivers. Wirel. Networks 4(1): 41-53 (1998) - [c9]Ramsin M. Ziazadeh, Hiok-Tiaq Ng, David J. Allstot:
A multistage amplifier topology with embedded tracking compensation. CICC 1998: 361-364 - 1997
- [j9]Rohit Mittal, Kimberly C. Bracken, L. Richard Carley, David J. Allstot:
A low-power backward equalizer for DFE read-channel applications. IEEE J. Solid State Circuits 32(2): 270-273 (1997) - [j8]Hiok-Tiaq Ng, David J. Allstot:
CMOS current steering logic for low-voltage mixed-signal integrated circuits. IEEE Trans. Very Large Scale Integr. Syst. 5(3): 301-308 (1997) - [c8]Jianjun Zhou, Ramsin M. Ziazadeh, H.-H. Ng, Hiok-Tiaq Ng, David J. Allstot:
Charge-pump assisted low-power/low-voltage CMOS opamp design. ISLPED 1997: 108-109 - 1996
- [j7]Rajesh H. Zele, David J. Allstot:
Low-power CMOS continuous-time filters. IEEE J. Solid State Circuits 31(2): 157-168 (1996) - [j6]Nishath K. Verghese, David J. Allstot, Mark A. Wolfe:
Verification techniques for substrate coupling and their application to mixed-signal IC design. IEEE J. Solid State Circuits 31(3): 354-365 (1996) - [j5]Michael P. Flynn, David J. Allstot:
CMOS folding A/D converters with current-mode interpolation. IEEE J. Solid State Circuits 31(9): 1248-1257 (1996) - 1995
- [j4]Katsufumi Nakamura, Masso Hotta, L. Richard Carley, David J. Allstot:
An 85 mW, 10 b, 40 Msample/s CMOS parallel-pipelined ADC. IEEE J. Solid State Circuits 30(3): 173-183 (1995) - [j3]Sujoy Mitra, Rob A. Rutenbar, L. Richard Carley, David J. Allstot:
Substrate-aware mixed-signal macrocell placement in WRIGHT. IEEE J. Solid State Circuits 30(3): 269-278 (1995) - [c7]Nishath K. Verghese, David J. Allstot:
SUBTRACT: a program for the efficient evaluation of substrate parasitics in integrated circuits. ICCAD 1995: 194-198 - [c6]Rohit Mittal, David J. Allstot:
Low-Power High-Speed Continuous-Time Sigma-Delta Modulators. ISCAS 1995: 183-186 - [c5]Joshua C. Park, Rohit Mittal, Kimberly C. Bracken, L. Richard Carley, David J. Allstot:
High-Speed CMOS Current-Mode Equalizers. ISCAS 1995: 1033-1036 - [c4]Nishath K. Verghese, David J. Allstot:
A Macromodel Compaction Scheme for the Fast Stimulation of Large Linear Mesh Circuits. ISCAS 1995: 1836-1839 - 1994
- [j2]Rajesh H. Zele, David J. Allstot:
Low-voltage fully differential switched-current filters. IEEE J. Solid State Circuits 29(3): 203-209 (1994) - [j1]Balsha R. Stanisic, Nishath K. Verghese, Rob A. Rutenbar, L. Richard Carley, David J. Allstot:
Addressing substrate coupling in mixed-mode ICs: simulation and power distribution synthesis. IEEE J. Solid State Circuits 29(3): 226-238 (1994) - [c3]Eby G. Friedman, Sung-Mo Kang, Eric A. Vittoz, David J. Allstot, Erik P. Harris, Ran-Hong Yan:
Forum: From 100 Milliwatts/MIPS to 10 Microwatts/MIPS. ISCAS 1994: 1-6 - 1993
- [c2]Nishath K. Verghese, Sang-Soo Lee, David J. Allstot:
A unified approach to simulating electrical and thermal substrate coupling interactions in ICs. ICCAD 1993: 422-426 - [c1]Rajesh H. Zele, Sang-Soo Lee, David J. Allstot:
A 3V-125 MHz CMOS Continuous-time Filter. ISCAS 1993: 1164-1167
Coauthor Index
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from 
to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the 
of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from 
, 
, and 
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from 
.
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-07-30 21:40 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
