Achyuth G Prasad’s Post

View profile for Achyuth G Prasad, graphic

Layout Design Engineer at Synopsys | Analog Layout trainee at Epitome Circuits |

🚀 Hello Connections! I’m excited to present one of my recent endeavors in Standard cell design: Inverters 🚀. What is a #Standard_cell? ->Standard cell layout refers to the design and organization of small functional blocks or cells, which are the building blocks of digital integrated circuits (ICs). Each standard cell typically implements a basic logic function such as an AND gate, OR gate, flip-flop, or more complex functions. The cells are pre-designed, characterized, and stored in a library for reuse in different parts of an IC. Here’s an overview of the standard cell layout: Design Guidelines:  ->Established a fixed height layout with VDD positioned at the top and VSS at the bottom. ->Width of VDD and VSS is twice as that of routing tracks for reducing IR drop by decreasing resistance of metal. ->We have specified tracks and pitch for optimized routing. ->Developed a 9-Track tap-less library featuring various drive strengths. ->3*3 DRC used for cell abutment. Advantages: ->Reduced Design time ->Pre-Characterized ->Design Flexibility I want to express my gratitude to Suman Hallur ma'am for guiding me through this project and helping me learn the intricate details of Standard call layout design. Feel free to connect with me to discuss this project or share insights on similar topics! #vlsi #Analoglayout #Standardcelllayout #Standardcells #fresherhiring #opentowork #immediatejoining #skilledlayoutengineer #lvs #drc

Raksha A R

Analog layout design engineer at Texas instruments || Analog and Memory layout intern at Epitome Circuits || Student at National institute of engineering, Mysore

3mo

Very informative

To view or add a comment, sign in

Explore topics