Electronic Product Design & Test [EPDT]’s Post

Scalable RISC-V Processing Technology Ready for Data Centre & 5G Deployment Aiming to accentuate the capabilities of systems that they are incorporated into and minimise the development periods involved, the 2nd generation of Veyron RISC-V processors have just been introduced by Ventana Micro Systems. Supplied either as chiplets or IP for subsequent customer integration, the Veyron V2 offering benefits from a more sophisticated processor fabric architecture, plus an improved cache hierarchy that boosts efficiency. Consequently, a 40% performance improvement on the previous generation is delivered. The chiplet options utilise a UCIe chiplet interconnect… https://lnkd.in/ehy7ftFe Balaji Baktha Mike Holland Travis Lanier Bill Giovino Omar Hassen Narayanan Kaniyur Greg Favor Paul Clarke

Scalable RISC-V Processing Technology Ready for Data Centre & 5G Deployment

Scalable RISC-V Processing Technology Ready for Data Centre & 5G Deployment

epdtonthenet.net

To view or add a comment, sign in

Explore topics