Keysight Careers’ Post

#hiring *Senior Principal FPGA Design Engineer (Onsite)*, Phoenix, *United States*, fulltime #jobs #jobseekers #careers #Phoenixjobs #Arizonajobs #Engineering *Apply*: https://lnkd.in/gpKetX9Y Date Posted:2024-02-05Country:United States of AmericaLocation:AZ852: RMS AP Bldg M East Hermans Road Building M02, Tucson, AZ, 85756 USAPosition Role Type:OnsiteAt Raytheon, you have the opportunity to try new things and make a bigger difference across a broader end-to-end solution, a richer technology and product set, an expanded range of disciplines, a growing global footprint and a more diverse team of colleagues and customers.Job Summary:The Effector Digital Products (EDP) department develops electronics for our weapon system products. We engage at the outset of the weapon system development and follow our designs through deployment. Our products are deployed all over the world, from the ground to exoatmospheric environments and into space. We are responsible for the architecture, design, and documentation of deliverable FPGA embedded processing at RMD.In this role you will lead develop of FPGA designs for all major vendors and device families including: Xilinx, Altera, and Microsemi. Designs commonly support the following applications: gigabit serial interfaces, Radio Frequency (RF) and Electro-Optical (EO) DSP, controls, data links, embedded processing and processor interfaces. Designers collaborate with circuit card designers and systems engineers to develop requirements, architecture, modeling of algorithms, partitioning, code development, simulation, and place and route. Designs are verified against requirements using both directed test and constrained random methodologies.Design support is expected from requirements definition through production release. Design documentation and configuration management are required.Responsibilities to Anticipate:• Leader of FPGA-based systems architecture, and design to include determination of parts, interfaces, and Concept of Operations (CONOPS). Delivering quality releases from initial proof of concept up through production.• Establish processes and operational plans for a project.• Independently drive projects and execute to program schedules on time and budget.• May lead large integrated or cross product teams on moderate to large multi-year programs.• Design, develop, implement and verify highly complex configurable logic solutions for products that significantly improves on an existing product.• Solve problems that are numerous and typically undefined where information is difficult to obtain. • Conducts extensive investigation to understand root cause of problems.• Communicates with parties within and outside of own function which would include customers, vendors, and executive leadership.• Translate system-level requirements into FPGA requirements.• Create complete documentation including requirements, verification plan, and

Hi LinkedIn Tribe😎, My team in #TESSOLVE #bangalore/Hyderbad looking for candidates with an experience of 2-12 yrs. in, 🚀#Physical Design (PD) 🚀#STA Engineer 🚀 #Physical Verification(PV) 🕑 Notice period: Immediate joiner/ 90 days Candidates share your resume to soundar.selvanagarajan@tessolve.com ✅ In the intricate world of VLSI design, timing models are pivotal for the synthesis and floorplanning stages, ensuring that circuits meet the necessary speed and performance criteria. Let's delve into their significance, types, and uses: 📝 Definition  - Timing models encapsulate the temporal behavior of electronic components within a circuit, facilitating precise analysis of signal propagation and timing constraints. 📝 Importance of Timing Models  - Timing models are essential for ensuring the functional correctness and performance optimization of digital circuits.  - They provide a mathematical representation of the circuit's timing behavior, which is critical for static timing analysis. 📝 Types of Timing Models There are several types of timing models, but we'll focus on Non-Linear Delay Model (NLDM) and Composite Current Source (CCS).  1. NLDM (Non-Linear Delay Model)   - NLDM is the traditional and most commonly used model.   - It uses look-up tables (LUTs) to represent the delay and output transition times as a function of input transition times and capacitive load.     2. CCS (Composite Current Source)   - CCS is a more advanced and accurate model, especially for nanometer technologies.   - It provides a piecewise linear approximation of the transistor's IV characteristics.   - It captures the effect of input slope, output load, and operating conditions on cell delay and output slope. 📝 Focus on CCS  1. Why CCS?   - Reflects actual complex gate behavior under varying conditions.   - Accounts for effects like Miller capacitance and current-source nature of CMOS transistors.     2. CCS Characteristics   - High Accuracy: Models output drivers with near-infinite drive resistance for precise timing.   - Comprehensive: Includes both driver and receiver models for a complete representation.     3. CCS Usage   - Synthesis: Helps in optimizing the gate-level netlist for timing.   - Floorplanning: Assists in early-stage planning to meet timing constraints.   - Characterization: Vital for creating .lib files that represent timing behavior under different PVT conditions. 📝 Syntax and Format  - Timing models are usually specified in a standard format called Liberty (.lib).  - The .lib file contains detailed information about the cell library, including timing, power, and noise information. Stay tuned for future posts where we'll explore other fascinating aspects of VLSI design!

#hiring *Senior Principal FPGA Design Engineer (Onsite)*, Phoenix, *United States*, fulltime #jobs #jobseekers #careers #Phoenixjobs #Arizonajobs #Engineering *Apply*: https://lnkd.in/grvpcJfR Date Posted:2024-02-05Country:United States of AmericaLocation:AZ852: RMS AP Bldg M East Hermans Road Building M02, Tucson, AZ, 85756 USAPosition Role Type:OnsiteAt Raytheon, you have the opportunity to try new things and make a bigger difference across a broader end-to-end solution, a richer technology and product set, an expanded range of disciplines, a growing global footprint and a more diverse team of colleagues and customers.Job Summary:The Effector Digital Products (EDP) department develops electronics for our weapon system products. We engage at the outset of the weapon system development and follow our designs through deployment. Our products are deployed all over the world, from the ground to exoatmospheric environments and into space. We are responsible for the architecture, design, and documentation of deliverable FPGA embedded processing at RMD.In this role you will lead develop of FPGA designs for all major vendors and device families including: Xilinx, Altera, and Microsemi. Designs commonly support the following applications: gigabit serial interfaces, Radio Frequency (RF) and Electro-Optical (EO) DSP, controls, data links, embedded processing and processor interfaces. Designers collaborate with circuit card designers and systems engineers to develop requirements, architecture, modeling of algorithms, partitioning, code development, simulation, and place and route. Designs are verified against requirements using both directed test and constrained random methodologies.Design support is expected from requirements definition through production release. Design documentation and configuration management are required.Responsibilities to Anticipate:• Leader of FPGA-based systems architecture, and design to include determination of parts, interfaces, and Concept of Operations (CONOPS). Delivering quality releases from initial proof of concept up through production.• Establish processes and operational plans for a project.• Independently drive projects and execute to program schedules on time and budget.• May lead large integrated or cross product teams on moderate to large multi-year programs.• Design, develop, implement and verify highly complex configurable logic solutions for products that significantly improves on an existing product.• Solve problems that are numerous and typically undefined where information is difficult to obtain. • Conducts extensive investigation to understand root cause of problems.• Communicates with parties within and outside of own function which would include customers, vendors, and executive leadership.• Translate system-level requirements into FPGA requirements.• Create complete documentation including requirements, verification plan, and

#hiring *Senior Principal FPGA Design Engineer (Onsite)*, Phoenix, *United States*, fulltime #jobs #jobseekers #careers #Phoenixjobs #Arizonajobs #Engineering *Apply*: https://lnkd.in/gK5dGGfF Date Posted:2024-02-05Country:United States of AmericaLocation:AZ852: RMS AP Bldg M East Hermans Road Building M02, Tucson, AZ, 85756 USAPosition Role Type:OnsiteAt Raytheon, you have the opportunity to try new things and make a bigger difference across a broader end-to-end solution, a richer technology and product set, an expanded range of disciplines, a growing global footprint and a more diverse team of colleagues and customers.Job Summary:The Effector Digital Products (EDP) department develops electronics for our weapon system products. We engage at the outset of the weapon system development and follow our designs through deployment. Our products are deployed all over the world, from the ground to exoatmospheric environments and into space. We are responsible for the architecture, design, and documentation of deliverable FPGA embedded processing at RMD.In this role you will lead develop of FPGA designs for all major vendors and device families including: Xilinx, Altera, and Microsemi. Designs commonly support the following applications: gigabit serial interfaces, Radio Frequency (RF) and Electro-Optical (EO) DSP, controls, data links, embedded processing and processor interfaces. Designers collaborate with circuit card designers and systems engineers to develop requirements, architecture, modeling of algorithms, partitioning, code development, simulation, and place and route. Designs are verified against requirements using both directed test and constrained random methodologies.Design support is expected from requirements definition through production release. Design documentation and configuration management are required.Responsibilities to Anticipate:• Leader of FPGA-based systems architecture, and design to include determination of parts, interfaces, and Concept of Operations (CONOPS). Delivering quality releases from initial proof of concept up through production.• Establish processes and operational plans for a project.• Independently drive projects and execute to program schedules on time and budget.• May lead large integrated or cross product teams on moderate to large multi-year programs.• Design, develop, implement and verify highly complex configurable logic solutions for products that significantly improves on an existing product.• Solve problems that are numerous and typically undefined where information is difficult to obtain. • Conducts extensive investigation to understand root cause of problems.• Communicates with parties within and outside of own function which would include customers, vendors, and executive leadership.• Translate system-level requirements into FPGA requirements.• Create complete documentation including requirements, verification plan, and

good opportunity

Join Mobiveil Technologies (India) (A GlobalLogic India Company) - Shaping the Future of #VLSI Technology! Are you passionate about #semiconductor #design and ready to make an impact? Mobiveil Technologies (India), a pioneer in VLSI solutions, is actively hiring talented professionals to join our team in #Bengaluru. We have exciting opportunities in various domains: 1. #Validation: Skills: #CAD #Automation (#PDK, #IO_Characterization) Experience: 3+ years 2. #Emulation: Skills: #Emulation (#Palladium, #Scripting, #SV, #UVM) Experience: 2+ years 3. #HAPS: Skills: #HAPS and #Validation Experience: 3+ years 4. #RTL: Skills: RTL (#CDC, #Lint) Experience: 3+ / 5+ years 5. #Design_Verification (#DV): Skills: Verification (#SV, #UVM, #PCIE, #ARM #CPU based subsystem, #C Based) Experience: 3+ / 5+ / 7+ years 6. #DFT (#Design_for_Testability): Skills: DFT Experience: 3+ years 7. #Static_Timing_Analysis (#STA): Skills: STA Experience: 3+ years 8. #Analog_Design: Skills: Analog Design (Cadence, Virtuoso, UVM) Experience: 3+ years 9. #AMS (#Analog_Mixed_Signal): Skills: AMS Verification Experience: 3+ years 10. #PD (#Physical_Design): Skills: Physical Design Experience: 3+ / 5+ years 11. #Layout: Skills: Memory Layout Experience: 3+ / 5+ years 12. #STD_Cell: Skills: Standard Cell Layout Experience: 4+ years 13. #Post_silicon_Validation : Skills: PSV Experience: 5+ years 14. #Synthesis: Skills: #Design #Implementation Experience: 5+ years 15. #PV (#Physical_Verification): Skills: Physical Verification Experience: 5+ years 16. #CAD - #IP: Skills: CAD - IP (GIT, Standard Cell Library, IO Validation) Experience: 3+ / 5+ years 17. #AL (#Analog_Layout): Skills: Analog Layout Experience: 3 to 6+ years 18. #RTL_Design Skills: RTL Design (#Wireless #4G / #5G) - Lead Experience: 8+ years Join us in driving innovation and pushing boundaries in the #semiconductor industry. Interested candidates, please share your resumes with us at shaikh.mustha@mobiveil.co.in #MobiveilTechnologies #VLSI #Semiconductor #HiringNow #BengaluruJobs #TechCareers #Innovation #JoinOurTeam #jobs2024 Gowtham Pandillapalli Balachowdaiah P. Keerthi Kotha Ambika V Mohan TN Dhiraj Kumar Bokade Vikash Mishra Ruptuli Saha YADU KRISHNAN

Hello Folks, Hope you are doing well! Urgently Hiring Technical Manager – #ChipDesign Back End As a Backend Technical Manager specializing in Semiconductor Chip Design, This role requires a strong technical background in physical design,You will oversee teams engaged in physical design, synthesis, #DFT semiconductor designs. Key Responsibilities: 1. Project Planning and Execution: Develop and maintain project plans, timelines, and milestones for back-end design phases of chip design. 4. Continuous Improvement: Identify opportunities for process improvement and efficiency gains in the chip design workflow. 5. #Synthesis : Oversee the process of Synthesis for correct translation of #RTL to gate-level. . 6.#PhyscialDesign and Optimization: Oversee floor-planning, placement, and routing activities for digital components to optimize for area, power, and performance. 7. Timing Closure and Signal Integrity: Lead Expertise in Static Timing Analysis (#STA) to ensure that the chip meets timing requirements. 8. Clock Tree Synthesis (#CTS) and Power Distribution Network (#PDN):Manage the design and optimization of clock distribution networks. Ensure the robustness and efficiency of the power distribution network by addressing issues such as #IR-Drop/#VoltageDroop. 9. Physical Verification: Oversee physical verification processes, including Design Rule Checking (#DRC) and Layout vs. Schematic (#LVS) checks, Electro-Static Discharge (#ESD) check, and Electrical Rule Check (#ERC). 10. Formal Verification: Oversee Formal Verification(#FV) methods implementation design and reference #RTL. 12.#Multi-#VoltageDesign: Manage designs with multiple voltage domains(multi voltage, power shut down), incorporating and verifying level shifters, isolation and power switch techniques. 13. Hierarchical Desin Integration Coordinate the integration of third-party Intellectual Property (IP) blocks. 14. Tapeout Process: Guide the team through the tapeout process, collaborating with foundries for successful chip fabrication. 16.#EDA Tools for Back End: Expertise in using Electronic Design Automation (EDA) tools specific to back-end design stages. 19. Design for Manufacturing: Oversee Design For Manufacturing(DFM) methods Double-cut-Via, Dummy metal and other #DFM aspects. 20.#DFT : Oversee Design For Test(DFT) methods Memory BIST, Scan, IP test. Incorporating and verifying test circuit preserving the original functionality with comprehensive coverage and minimal overhead. Manage design constraints for #DFT, #ATPG test patterns, Diagnosis. Qualifications: • Masters VLSI design from reputed universities like IIT/NIT with background in Bachelors in Electronics and Communication. • 10+ years of experience in the field of semiconductor chip design. interested candidates send resume on team@signio.in #vlsidesign #chipdesign #backend #dft #dfm #rtl #drc #sta #pdn #cts #synthesis #semiconductor #physcialdesign #bengaluru #panindia #immediatejoiner #technicalmanager

We are hiring Technical Manager for one of a leading MNC company. Inbox your profile to hr@ezeu.in Technical Manager – Chip Design Front End Job Overview: As a Frontend Technical Manager specializing in Semiconductor Chip Design, you will lead and coordinate the execution of the front-end stages of integrated circuit development. This role requires a strong technical background in digital design, verification, synthesis, power management, DFT, and exceptional project management skills. Additionally, you will oversee product support activities for both Pre-production and Post-production stages, ensuring the successful initiation, development, and sustainment of semiconductor designs. Qualifications: Masters in VLSI design from reputed universities like IIT/NIT with background in Bachelors in Electronics and Communication, or a related field. 10+ years of experience in the field of semiconductor chip design. Proven experience in project management, with a focus on the front-end stages of semiconductor chip design. Strong technical background in digital design, verification, and synthesis. Excellent leadership and communication skills. Familiarity with project management tools and methodologies. Preferred Skills: Project Management Professional (PMP) certification is a plus. Experience with Electronic Design Automation (EDA) tools specific to front-end design. Knowledge of industry standards and best practices in semiconductor front-end design. Familiarity with Agile methodologies. RTL Design and DFT Integration : Oversee the development and optimization of Register Transfer Level (RTL) code using hardware description languages (HDLs) such as Verilog or VHDL. Integrate Design for Testability (DFT) techniques into the RTL design phase, ensuring efficient test coverage for manufacturing testability. Collaborate with DFT engineers to implement scan chains, built-in self-test (BIST), and other DFT structures in the RTL code. RTL Manipulation for DFT : Lead RTL manipulation efforts to enhance DFT capabilities, ensuring observability and controllability of internal signals for testing. RTL Coding Guidelines and Code Review : Digital Verification: Oversee functional verification methodologies, including SystemVerilog and Universal Verification Methodology (UVM). ensuring consistency between the RTL description and the synthesized netlist. Conduct Multi-Voltage Domain verification rent voltage domains in the system-level design. Power Estimation and Optimization : Utilize PrimePower for accurate power estimation at different stages of the design. Develop and implement strategies for reducing power dissipation, considering techniques such as clock gating, power gating, and voltage scaling. functionality. Clock Domain Crossing (CDC): Product Support for Pre-production : #semiconductor #chipdesign #circuitdevelopment #integratedcircuit #physicaldesign #semiconductorjobs #synthesis #dft #powerintegrity #iit #nit

#hiring *Senior Principal FPGA Design Engineer (Onsite)*, Houston, *United States*, fulltime #jobs #jobseekers #careers #Houstonjobs #Texasjobs #Engineering *Apply*: https://lnkd.in/gAXBvT3a Date Posted:2024-02-05Country:United States of AmericaLocation:AZ852: RMS AP Bldg M East Hermans Road Building M02, Tucson, AZ, 85756 USAPosition Role Type:OnsiteAt Raytheon, you have the opportunity to try new things and make a bigger difference across a broader end-to-end solution, a richer technology and product set, an expanded range of disciplines, a growing global footprint and a more diverse team of colleagues and customers.Job Summary:The Effector Digital Products (EDP) department develops electronics for our weapon system products. We engage at the outset of the weapon system development and follow our designs through deployment. Our products are deployed all over the world, from the ground to exoatmospheric environments and into space. We are responsible for the architecture, design, and documentation of deliverable FPGA embedded processing at RMD.In this role you will lead develop of FPGA designs for all major vendors and device families including: Xilinx, Altera, and Microsemi. Designs commonly support the following applications: gigabit serial interfaces, Radio Frequency (RF) and Electro-Optical (EO) DSP, controls, data links, embedded processing and processor interfaces. Designers collaborate with circuit card designers and systems engineers to develop requirements, architecture, modeling of algorithms, partitioning, code development, simulation, and place and route. Designs are verified against requirements using both directed test and constrained random methodologies.Design support is expected from requirements definition through production release. Design documentation and configuration management are required.Responsibilities to Anticipate:• Leader of FPGA-based systems architecture, and design to include determination of parts, interfaces, and Concept of Operations (CONOPS). Delivering quality releases from initial proof of concept up through production.• Establish processes and operational plans for a project.• Independently drive projects and execute to program schedules on time and budget.• May lead large integrated or cross product teams on moderate to large multi-year programs.• Design, develop, implement and verify highly complex configurable logic solutions for products that significantly improves on an existing product.• Solve problems that are numerous and typically undefined where information is difficult to obtain. • Conducts extensive investigation to understand root cause of problems.• Communicates with parties within and outside of own function which would include customers, vendors, and executive leadership.• Translate system-level requirements into FPGA requirements.• Create complete documentation including requirements, verification plan, and user

🔥 Hot Topics in Hardware Verification for Engineers! 🚀 In the ever-evolving world of semiconductors, staying updated on hardware verification is key for both budding and experienced engineers. Here are some hot topics to watch: 🧮 Formal Verification: Precision Matters Mathematical techniques ensure design correctness, leaving no room for errors. Perfect for safety-critical systems! 🛠️ UVM (Universal Verification Methodology): Standardize and Scale The industry-standard framework promotes consistency and reuse, making complex digital design verification a breeze. 🤖 Machine Learning in Verification: Automate and Optimize ML algorithms help with automated test generation, bug detection, and performance optimization. Less manual work, more innovation! ⏩ Shift-Left Verification: Catch Bugs Early Start verification early in the design cycle to reduce costly fixes later. Encourages close collaboration between design and verification teams. 🔄 Hardware/Software Co-Verification: Seamless Integration Ensure hardware and software work together smoothly, simplifying debugging and providing realistic verification scenarios. Stay ahead of the curve in hardware verification! 🌟 Whether you're new to the field or a seasoned pro, these trends are shaping our future. Let's innovate together! 💡 #HardwareVerification #Semiconductor #Engineering #Innovation #TechTrends #FutureReady Feel free to share your thoughts or add other hot topics shaping our industry. Let’s keep the conversation going! 👇✨