#### **ETH** zürich



# **Smelt:**

# **Machine-aware Atomic Broadcast Trees for Multicores**


Stefan Kaestle, Reto Achermann, Roni Haecki, Moritz Hoffmann, Sabela Ramos, Timothy Roscoe

Systems Group, Department of Computer Science, ETH Zurich






# Large number of trees: topologies and send orders






# Large number of trees: topologies and send orders






#### There is no globally optimal tree structure






# **Smelt:** Automatic optimization of broadcast and reduction trees












# **Example: Building fast and simple barriers**

#### Barrier Benchmark on Intel Sandy Bridge 4x8x2



Dramatic improvement through automatic optimization of communication patterns



#### Broadcasts and reductions are central building blocks for parallel programs

#### **Performance**

**Atomic broadcasts** 

Replication for data locality

e.g. Shoal, Carrefour, SMMP OS, FOS

#### **Fault-Tolerance**

Agreement protocols, atomic broadcasts

Replication for **failure resilience** 

e.g. 1Paxos

#### **Execution Control**


Reductions, broadcast, barriers

Thread **synchronization**, data gathering

e.g. OpenMP




# **Multicore hardware is complex**






# **Multicore hardware is complex**





#### Smelt is based on peer-to-peer message passing




- Works well for our approach.
- Clear concept: Enables reasoning about send and receive costs




# Message-passing on multicores is different

#### **Classical Network**



#### Multicore interconnect






# Message-passing on multicores is different

#### **Classical Network**

# Machine 3 Machine 2

#### Multicore interconnect




On multicores send and receive times dominate propagation time

**Goal: Minimize total time of the broadcast** 



#### Minimizing the total time of a broadcast

- $t_{broadcast} = t_{last} t_{start}$
- Minimize the longest path from the root to the leaves.



$$t_{path} = \sum (t_{send} + t_{receive})$$

We need to know the send and receive cost between any pair of cores

#### Information obtained from hardware discovery

AMD Interlagos 4x4x2

```
$ lscpu
CPU(s):
                       64
Thread(s) per core:
Core(s) per socket:
Socket(s):
                       4
NUMA node(s):
L1d cache:
                       16K
L1i cache:
                       64K
L2 cache:
                       2048K
L3 cache:
                       6144K
NUMA node0 CPU(s):
                       0,4,8,12,16,20,24,28
NUMA node1 CPU(s):
                       32,36,40,44,48,52,56,60
NUMA node2 CPU(s):
                       2,6,10,14,18,22,26,30
NUMA node3 CPU(s):
                       34,38,42,46,50,54,58,62
NUMA node4 CPU(s):
                       3,7,11,15,19,23,27,31
                       35,39,43,47,51,55,59,63
NUMA node5 CPU(s):
NUMA node6 CPU(s):
                      1,5,9,13,17,21,25,29
NUMA node7 CPU(s):
                       33,37,41,45,49,53,57,61
```

```
$ numactl -hardware
node distances:
node
  0:
      10 16
              16
                  22
                       16
                           22
                               16
                                   22
  1:
      16 10
              22
                  16
                       16
                           22
                               22
                                   16
  2:
      16
          22
              10
                  16
                       16
                           16
                               16
                                   16
  3:
      22
          16
                  10
                       16
                                   22
              16
                           16
                               22
          16
                  16
                           16
                                   22
  4:
      16
              16
                       10
                               16
  5:
      22
          22
              16
                  16
                       16
                           10
                               22
                                   16
  6:
      16
          22
              16
                  22
                       16
                           22
                               10
                                   16
 7:
      22
          16
              16
                  22
                      22
                           16
                               16
                                   10
```



#### Information obtained from hardware discovery

AMD Interlagos 4x4x2


```
$ lscpu
      NUMA distance: abstract value
       Doesn't distinguish between
          send() and recv()
1d cacha.
        Symmetric: A \rightarrow B == B \rightarrow A
L2 cache:
                      2048K
L3 cache:
                      6144K
NUMA node0 CPU(s): 0,4,8,12,16,20,24,28
NUMA node1 CPU(s): 32,36,40,44,48,52,56,60
NUMA node2 CPU(s): 2,6,10,14,18,22,26,30
NUMA node3 CPU(s): 34,38,42,46,50,54,58,62
NUMA node4 CPU(s): 3,7,11,15,19,23,27,31
NUMA node5 CPU(s): 35,39,43,47,51,55,59,63
NUMA node6 CPU(s): 1,5,9,13,17,21,25,29
NUMA node7 CPU(s):
                  33,37,41,45,49,53,57,61
```

\$ nu	ımactl	-ha	rdwa	re				
node distances:								
node	9 0	1	2	3	4	5	6	7
0:	10	16	16	22	16	22	16	22
1:	16	10	22	16	16	22	22	16
2	16	22	10	16	<b>1</b> 6	16	16	16
3:	22	16	16	10	16	16	22	22
4	<del>16</del>	16	16	16	10	16	16	22
5:	22	22	16	16	16	10	22	16
6:	16	22	16	22	16	22	10	16
7:	22	16	16	22	22	16	16	10
			2		4			



### Complement with microbenchmarks: pairwise send and receive

AMD Interlagos 4x4x2





#### Complement with microbenchmarks: pairwise send and receive


AMD Interlagos 4x4x2 Cost of Send Operation [Cycles] Cost of Receive Operation [cycles] receiving core receiving core 360 360 min = 43min = 43, 28 max = 166320 max = 360320 280 24 13 Not symmetric! 22 240 ZU200 16 Core  $10 \rightarrow$  Core 22: 137 + 282 = 419 cycles 160 12 120 Core 22 -> Core 10: 159 + 351 = **510** cycles 10 80 |40|40 4 2( 22 4 16 10 2 16 2(22 4 10 sending core sending core



# **Smelt**





### **Using Smelt for group communication**








# **Smelt's tree generator heuristics**
















#### **ETH** zürich





Smelt Tree for Intel Sandy Bridge 4 Sockets x 8 Cores x 2 Threads



#### **Evaluation Testbed**

#### Intel

Architecture	Sockets	Cores / Socket	Threads / Core
Ivy Bridge	2	10	2
Nehalem	4	8	2
<b>Knights Corner</b>	1	61	4
Sandy Bridge	4	8	2
Sandy Bridge	2	10	2
Bloomfield	2	4	2

#### **AMD**

Architecture	Sockets	Cores / Socket	Threads / Core
Magny Cours	4	12	1
Barcelona	8	4	1
Shanghai	4	4	1
Interlagos	4	4	2
Istanbul	4	6	1


Full set of results online.

http://machinedb.systems.ethz.ch




#### Smelt produces good trees across architectures

#### AMD Interlagos (4 Socket x 4 Threads)




#### Intel Xeon Phi (61 Threads)







#### Smelt produces good trees across architectures





# Fast broadcast trees are good for reductions in most cases








# Smelt provides simple and fast barriers

#### **Barrier Benchmark on Intel Sandy Bridge 4x8x2**



Barriers based on reduction and broadcast

```
void smelt_barrier(void) {
    smelt_reduce();
    smelt_broadcast();
}
Simple barrier implementation
```





#### **OpenMP: EPCC OpenMP Benchmark Collection**

```
/* epcc openmp barrier benchmark */
void testbar() {
   int j;
   #pragma omp parallel private(j)
   {
      for (j = 0; j < innerreps; j++) {
           delay(delaylength);
           #pragma omp barrier
      }
      Explicit barrier
}
Implicit barrier at the end of parallel block</pre>
```

Replaced GOMP barrier with Smelt


→ Remaining results on the website








#### **Agreement Protocols: 1Paxos**



4 clients to generate load N replicas executing 1Paxos





# **Summary**

- Broadcasts and reductions are central building blocks
- No globally optimal tree topology
- Information from hardware discovery is not sufficient

Smelt's produces good trees

Talk to us at the first poster session





0.8		0.9 1.0		1.1		1.2		1.3		1.4	
broadcast	- 1.24	1.06	1.11	1.37	1.13	1.10	1.16	1.15	1.07	1.22	1.01 -
barrier	1.12	1.07	1.30	1.41	1.09	1.08	1.13	1.03	1.09	1.38	1.02
2PC	1.17	1.09	1.22	1.35	1.10	1.13	1.11	1.07	1.17	1.33	1.01 -
reduction	1.18	0.86	1.08	1.27	1.24	1.01	1.24	1.09	1.18	1.53	1.21
KMC TKOTAN STAND STAND AS AND											