A high-performance, yet simple to design, digital-friendly type-I PLL

A Sharkia, S Aniruddhan, S Shekhar… - 2015 IEEE Custom …, 2015 - ieeexplore.ieee.org
… between loop-bandwidth, stability, area, phase-noise, … and the performance in terms of phase
noise, reference spur and … a type-I PLL that overcomes the limitations of Type-I PLLs, while …
儲存 引用 被引用 6 次 相關文章 全部共 3 個版本
[PDF] uestc.edu.cn

[PDF][PDF] Residual Phase Noise and Time Jitters of Single-Chip Digital Frequency Dividers

LL Yan, S Meng, WY Zhao, WG Guo… - Journal of Electronic …, 2015 - journal.uestc.edu.cn
… phase noise of a few microwave frequency dividers which usually limit the performance of
frequency synthesizers… The time jitters are various from ~0.1fs to 43fs in a bandwidth from 1Hz …
儲存 引用 相關文章 全部共 3 個版本 HTML 版
[PDF] ieee.org

2011 Index IEEE Transactions on Circuits and Systems II: Express Briefs Vol. 58

A Agrawal, GC Ahn, I Akita… - … ON CIRCUITS AND …, 2011 - ieeexplore.ieee.org
… Phase Noise Simulation in Analog Mixed Signal Circuits: An Application … Delta sigma
modulation … Digital phase locked loops …
儲存 引用 相關文章